Electronic bidirectional interfaces to the peripheral nervous system for prosthetic applications by unknown
 
 
 
 
Università degli Studi di Cagliari 
 
 
 
DOTTORATO DI RICERCA 
IN INGEGNERIA ELETTRONICA ED INFORMATICA 
Ciclo XXIV 
 
 
ELECTRONIC BIDIRECTIONAL INTERFACES TO THE PERIPHERAL 
NERVOUS SYSTEM FOR PROSTHETIC APPLICATIONS 
 
 
Settore scientifico disciplinare di afferenza 
ING‐INF/01 (Elettronica) 
 
 
 
 
Presentata da:  Caterina Carboni 
 
Coordinatore Dottorato:  Prof. Alessandro Giua 
 
Tutor/Relatore:  Dr.  Massimo Barbaro 
 
 
 
 
Esame finale Anno Accademico 2010 ‐ 2011 


Contents
Acknowledgements vii
Introduction ix
1 Neural-machine interfaces 13
1.1 Motivation and Project Description . . . . . . . . . . . . . . . 13
1.2 Neural system . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
1.2.1 Neural cells . . . . . . . . . . . . . . . . . . . . . . . . 15
1.2.2 Neural signal generation in biological cells . . . . . . . 16
1.2.3 Nerve structure . . . . . . . . . . . . . . . . . . . . . . 19
1.3 Implantable nerve electrodes . . . . . . . . . . . . . . . . . . . 19
1.3.1 Cuﬀ electrodes . . . . . . . . . . . . . . . . . . . . . . 20
1.3.2 Longitudinal electrodes . . . . . . . . . . . . . . . . . . 21
1.3.3 Penetrative electrodes . . . . . . . . . . . . . . . . . . 21
1.3.4 Regenerative electrodes . . . . . . . . . . . . . . . . . . 22
1.4 Implementation issues . . . . . . . . . . . . . . . . . . . . . . 24
1.4.1 Neural recording issues . . . . . . . . . . . . . . . . . . 24
1.4.2 Neural stimulation issues . . . . . . . . . . . . . . . . . 26
1.5 State of art . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
1.5.1 Neural recording and stimulation systems . . . . . . . . 27
1.5.2 Patch clamp circuits for Ion channel current detection . 38
2 Neural recording and stimulation: a COTS device 47
2.1 Design speciﬁcations . . . . . . . . . . . . . . . . . . . . . . . 47
2.2 System Architecture . . . . . . . . . . . . . . . . . . . . . . . 49
2.2.1 Recording unit . . . . . . . . . . . . . . . . . . . . . . 50
2.2.2 Stimulation unit . . . . . . . . . . . . . . . . . . . . . 52
2.2.3 Digital control unit . . . . . . . . . . . . . . . . . . . . 53
2.3 Operating modes . . . . . . . . . . . . . . . . . . . . . . . . . 54
2.3.1 Recording mode . . . . . . . . . . . . . . . . . . . . . . 56
2.3.2 Stimulation mode . . . . . . . . . . . . . . . . . . . . . 56
iv CONTENTS
2.3.3 Stimulation-Recording mode . . . . . . . . . . . . . . . 57
2.3.4 Impedance measurement mode . . . . . . . . . . . . . 57
2.3.5 Test mode . . . . . . . . . . . . . . . . . . . . . . . . . 58
2.4 Experimental results . . . . . . . . . . . . . . . . . . . . . . . 59
2.4.1 Electrical tests . . . . . . . . . . . . . . . . . . . . . . 59
2.4.2 In-vivo tests . . . . . . . . . . . . . . . . . . . . . . . . 65
2.5 Results discussion . . . . . . . . . . . . . . . . . . . . . . . . . 72
3 An Integrated Circuit for neural signal acquisition 77
3.1 Design Speciﬁcations . . . . . . . . . . . . . . . . . . . . . . . 77
3.2 System architecture . . . . . . . . . . . . . . . . . . . . . . . . 78
3.3 Behavioral model design . . . . . . . . . . . . . . . . . . . . . 79
3.3.1 Filter behavioral model . . . . . . . . . . . . . . . . . . 80
3.3.2 Delta Sigma modulator behavioral model . . . . . . . . 82
3.3.3 Noise sources behavioral models . . . . . . . . . . . . 82
3.4 Transistor level circuitry design . . . . . . . . . . . . . . . . . 90
3.4.1 Bandpass Filter design . . . . . . . . . . . . . . . . . . 90
3.4.2 Modulator circuitry design . . . . . . . . . . . . . . . . 92
3.5 Experimental results . . . . . . . . . . . . . . . . . . . . . . . 97
3.5.1 Behavioral simulation results . . . . . . . . . . . . . . . 97
3.5.2 Transistor level simulation results . . . . . . . . . . . . 100
4 Ion channel readout interfaces based on patch-clamp circuits111
4.1 Design speciﬁcations . . . . . . . . . . . . . . . . . . . . . . . 111
4.2 Simulink behavioral model . . . . . . . . . . . . . . . . . . . . 113
4.3 VerilogA behavioral model . . . . . . . . . . . . . . . . . . . . 115
4.3.1 From voltage to current mode sigma delta modulator . 116
4.3.2 Circuit sizing . . . . . . . . . . . . . . . . . . . . . . . 119
4.4 Experimental results . . . . . . . . . . . . . . . . . . . . . . . 119
Conclusions 127
List of ﬁgures 132
List of tables 134

Acknowledgements
I apologize with those who will not be able to understand these lines, but I
want to say thanks to everyone in his own language.
Potrà sembrarvi strano ma in questi ringraziamenti non troverete il vostro
nome, per dire il vero di nomi non ne troverete aﬀatto. Ho scelto così un
po’ per rendere queste righe meno noiose e un po’ per comodità, perché non
voglio rischiare di dimenticare nessuno. Sono comunque convinta che nessuna
delle persone che, nei modi più vari, hanno contribuito a questa tesi, avrà
diﬃcoltà a riconoscersi nelle parti che la riguardano.
Grazie dunque a chi mi ha guidato in questi anni e mi ha consentito di
arrivare ﬁn qui. Grazie per avermi dato ﬁducia, permettendomi di lavorare
ad un argomento aﬀascinante, in cui credo, e che avrei riscelto ogni giorno tra
mille altri possibili. Grazie davvero, per la pazienza, per i preziosi consigli
e per l’esempio di ogni giorno. Grazie a tutti quelli che hanno lavorato con
me, ﬁanco a ﬁanco allo sviluppo di questo progetto, sapete bene che il lavoro
descritto in questa tesi e i risultati raggiunti sono tanto miei quanto vostri.
Grazie a tutti quelli che hanno condiviso con me questi anni all’EOLAB.
Grazie ai compagni (almeno un paio di voi rabbrividiranno per l’uso di questo
termine) dei mille SCRUCCHI in mensa, di pasti da sparviero, di insalate
di riso al web e di panini da chicco. Grazie per le risate interminabili e le
lunghe chiacchierate. Senza di voi questi anni sarebbero stati decisamente
più PIWERI.
Dank denen, die mich in einem fremden Land aufgenommen, mich in
einem neuen Projekt-gefahren und mich jeden Tag, sechs Monate lang, mit
Leidenschaft und Begeisterung beispiellos ermutigt haben. Dank an allen
den Erasmus-Freunden: für die viele schöne Tage, die wir zusammen ver-
bracht haben, die Ausﬂüge am Samstag, das Schnitzel vom Tacheles, die
Spaziergänge auf den Schlossberg, aber vor allem für die Mission "blaue
Brücke", die eine unauslöschliche Erinnerung für mich bleiben wird.
Grazie a chi ha condiviso con me ogni momento della stesura di questa
tesi grazie davvero perché con te è stato tutto più semplice a questo punto
immagino penserai che stia ringraziando latex invece ti stupirò lo dico qui in
viii Acknowledgements
un documento uﬃciale word non é poi cosi male. Manca qualcosa a questa
parte? Ah si le virgole ma sai bene che non ne sono capace as a consequence
le dovrai mettere tu :D
Grazie a tutti quelli che hanno iniziato con me l’università come colleghi,
e che negli anni sono diventati amici preziosi e sinceri, con i quali ho con-
diviso ben più di lezioni ed esami. È soprattutto grazie a voi se gli anni
dell’università sono stati in assoluto gli anni più belli. Su tutti, un posto
speciale é per chica e chica, sapete che siete per me come sorelle e che mi
basta essere con voi per sentirmi a casa ovunque nel mondo.
Grazie a tutte le altre amiche che, pur non avendo preso parte diret-
tamente a quest’avventura, ne sono state sempre partecipi. A chi mi ha
accompagnato in interminabili e frequentissime camminate senza una meta
precisa, e a chi mi ha regalato mille risate e tanto buonumore con chiac-
chierate senza ﬁne sia dal vivo, sia su fb quando, spesso, le distanze non ci
consentivano di vederci.
Inﬁne, un grazie speciale a chi ha creduto in me da sempre ("io non credo
che non ce la puoi fare..." "vae, puite no andas?"), incoraggiandomi costante-
mente e dandomi supporto in anni18 (che nerd che sono) di studio, su tutti i
fronti, non facendomi mancare mai niente... (soprattutto in frigo :D). Grazie
a chi mi ha lavato, stirato, cucinato in questi anni11 qui a Cagliari, standomi
vicino sempre (anche un po’ troppo...) e con lo scatto alla risposta sempre
pronto. Grazie a chi avrebbe voluto comprarmi il còmputer (leggi come è
scritto) ma è dovuto andar via prima del previsto, grazie a chi ogni mattina
mi dava il buongiorno, anzi il buongiornissimo. Grazie alla zia migliore del
mondo, che è sempre disponibile, qualunque cosa io le chieda, e che ha sem-
pre colmato nel migliore dei modi le mie mancanze. Siete il migliore esempio
che possa avere e il mio punto di riferimento sempre.
Introduction
Human beings have always been fascinated by the sophisticated and intricate
nervous system that regulates and coordinates our organism. The possibility
to extract and elaborate the information generated by the brain is a gripping
idea that has inspired a lot of science-ﬁction writers and movie directors over
the years. Obviously, the possibility to "read minds" is still conﬁned in the
science-ﬁction ﬁeld, but combining together the impressive advancements in
microelectronics, robotics and biomaterials achieved in last decades, many
of those ideas thought to be impossible to fulﬁll up to ten years ago, are
now closer to become reality. One of these subjects is the possibility to
extract neural signals from the Peripheral Nervous System (PNS) and to use
them outside of the human body: this is precisely the goal of the present
thesis. The ﬁnal aim of the project in which this work is involved is in
fact the realization of a prosthetic hand controlled using neural signals. In
particular in this thesis the focus has been put on the development of special
electronic devices for neural signal acquisition and PNS stimulation. The
commercially available prosthesis are based on Electromyographic (EMG)
signals, their use implies unnatural movements for the patient that needs
a special training to develop the control capabilities over the mechanical
limb. The proposed approach oﬀers a number of advantages compared to
the traditional prosthesis, ﬁrst because the signals used are the same used
to control the biologic limb, allowing a more comfortable solution for the
patient that will be closer to feel the robotic hand as a natural extension
of his/her body. Secondly, placing temperature and pressure sensors on the
limb surface, it is possible to trasduce such information in an electrical current
that, injected into the PNS, can restore the sensory feedback in amputees.
The weakness of the neural signals (neural spike amplitudes can span from
few microvolts to hundreds of microvolts) makes their recording a critical
operation and requires special care in terms of low noise and low power design.
Neural spike bandwidth lies in the frequencies from 500Hz to 10kHz with a
peak around 2kHz and it partially overlaps with that of EMG signals which
have amplitudes several order of magnitude higher than that of neural signals.
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EMG signals are, for this reason, the most serious interference to cope with.
Fortunately the spectral signature of EMG decreases with frequency and,
at 800Hz has an energy lower than that of neural signals. Using a proper
ﬁlter stage in the front-end circuit, it is then possible to isolate the neural
signals and to prevent the EMG to mask them completely. On the other
hand, the stimulation circuitry must provide current pulses whose amplitude,
duration and frequency evoke the programmed stimulus without damaging
the tissues. In this contest, our ﬁnal goal is the development of a fully
implantable device able to perform a bidirectional communication between
the robotic hand and the patient. Due to small area, low noise and low
power constraints, the only possible way to reach this aim is the design of a
full custom Integrated Circuit (IC). However a preliminary evaluation of the
key design features, such as neural signal amplitudes and frequencies as well
as stimulation shape parameters, is necessary in order to deﬁne clearly and
precisely the design speciﬁcations. A low-cost and short implementation time
device is then needed for this aim, the Components Oﬀ The Shelf (COTS)
approach seems to be the best solution for this purpose. A Printed Circuit
Board (PCB) with discrete components has been designed, developed and
tested, the information extracted by the test results have been used to guide
the IC design.
In the ﬁrst chapter an overview on the main characteristics of the neural
cells and on the electrochemical processes involved in the neural spikes gen-
eration is presented. A brief description of the project in which this research
is part is also provided, ﬁnally an analysis on the state of art concerning the
neural-machine interfaces is presented.
The second chapter is aimed to the developing of a PCB system for neural
recording and stimulation. The proposed neural interface allows the bidirec-
tional communication between an electrode inserted in the PNS and a host
computer. The designed system is composed by three main blocks: the
recording circuit, the stimulation unit and the digital system controller. The
extracellular signals are extracted from a 8 channel electrode then they are
acquired and ﬁltered by a recording circuitry in order to remove noise and
other biological interferences. The stimulation circuitry delivers trains of
electrical charge pulses to excitable tissue, via the electrode. The system re-
ceives stimulus patterns from the digital controller and converts them into a
stimulation current to be injected into the PNS. The digital system controller
has two main tasks. First, it provides power from a rechargeable battery to
ensure the isolation of the patient from the electric grid (both for safety rea-
sons and to reduce the interferences injected by the grid). Main task of the
module, however, is managing the conﬁguration of the whole system with the
generation of timing signals, programmable gain and stimulation patterns.
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For a high-speed real time data transmission a Universal Serial Bus (USB)
controller has been integrated in the system. A Graphical User Interface,
that allows the user to have a real time control on the acquisition and on the
stimulation and to modify the programmable parameters, has also been de-
veloped. The system has been successfully tested with in-vivo experiments
on rats performed at the "Universitat Autonoma de Barcelona" thanks to
Prof. Xavier Navarro. The results conﬁrmed the capability of the system to
record neural signals of few microvolts and to provide stimulation patterns
capable to elicitate the PNS of the rat. The design, implementation and test-
ing of all the COTS system has been developed in close collaboration with
Ing. Daniela Loi at the Department of Electrical and Electronic Engineering
at University of Cagliari.
The third chapter presents an IC system for neural recording composed
by the cascade of a preampliﬁer/ preﬁltering block and a sigma delta mod-
ulator. The signal acquisition chain has been designed using two parallel
models: a high level simulation model in Simulink environment has been
used for a ﬁrst rapid evaluation of the system properties and to deﬁne the
needed speciﬁcations for each sub-module. Consequently, a transistor level
simulation model, developed in cadence environment, describes precisely the
circuit components and gives more reliable information on the speciﬁcation
meeting. The task of the preampliﬁer/preﬁltering block is ﬁrst to amplify the
signal in order to avoid its corruption due to noise and secondly to attenuate
the huge EMG interferences avoiding the ampliﬁer saturation. The signal is
then digitalized by a 10 bit resolution, third order, single loop, delta sigma
modulator. The resulting 1 bit data stream is ﬁnally sent to the decimator
and stored in the pc for further processing. First simulation results show a
good agreement between the two models, and the capability of the system to
record without corruption signals in the order of magnitude of few microvolts.
The system level implementation of a Read out circuit for ion channel
current detection is discussed in the fourth chapter. This part of the work
has been carried on during my permanence at the "Institut fuer Mikrosys-
themtechnik" of the "Albert Ludwigs Universitaet " in Freiburg im Breisgau,
under the supervision of Prof. Yannos Manoli and Dr. Matthias Keller. The
generation of electrical signals in biological cells, such as neural spikes, is
possible thanks to ions that move across the cell membrane. In many appli-
cations it is important, not only to record the spikes, but also to measure
these small currents (their range varies from pA to A) in order to under-
stand which electro-chemical processes are involved in the signal generation
and to have a direct measurement of the ion channels involved in the reac-
tion. Ion currents, in fact, play a key role in several physiological processes,
in neural signal generation, but also in the maintenance of heartbeat and in
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muscle contraction. The traditional method used to measure these currents
is called patch clamp and consists in ﬁxing the external membrane potential
to a control voltage and in recording the current that ﬂows across the mem-
brane using proper electronic devices. For this purpose, a current feedback
delta sigma modulator has been developed in a high level behavioral model
(verilogAMS in cadence environment).

Chapter 1
Neural-machine interfaces
At a ﬁrst glance the biological world seems to be far away by the modern
electronic equipments that surround our lives. A more detailed analysis can
reveal how this impression is false and that the signals used by the cells
to communicate with each other are electrical currents and voltages, exactly
how it happens in electronics. This fact makes it possible, on one side, to read
the biological signals ﬂowing into the body and, on the other side, to apply
electrical signals to the cells from the external in order to stimulate them
restoring lost functionalities. It should be clear that the implementation of
such interfaces has an enormous potential in the ﬁeld of biomedicine and on
the ﬁght against a wide range of diseases. That is the reason why nowadays
bioelectronics and human-machine interfaces are widely propelled and are
subjected to a great deal of attention by scientists.
In this chapter a brief summary on biological cells and on the charac-
teristics of electrical signals generated inside them is presented. A special
attention is payed to neural cells and to the way in which neural signals are
generated. The state of art concerning low noise electronic devices used to
read such signals is ﬁnally discussed.
1.1 Motivation and Project Description
The work described in this thesis is part of two wider projects, called Safe-
Hand ad OpenHand, funded within the PRIN initiative of Italian Ministry of
Education, University and Research (MIUR), aimed at realizing a neurally-
controlled prosthetic hand able to provide appropriate, graded and distally
referred tactile and proprioceptive sensations to the wearer. In this way, the
artiﬁcial hand would be intuitively controlled and felt by the amputee as the
natural one.
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Figure 1.1: Safehand - Openhand project
To reach this aim, the platform shown in Fig. 1.1 was conceived. It
consists of a recording and stimulation electronic system, a bio-mechatronic
prosthetic hand and a bio-inspired control system (developed at ARTS Lab,
Scuola Superiore Sant’Anna, Pisa, Italy and at Università Campus Biomedico,
Rome, Italy). In such framework, special attention has been paid to the im-
plementation of the electronic unit for conditioning the eﬀerent bio-signals
and generating the aﬀerent signals in order to reach the ﬁnal goal of the
clinical evaluation of the platform on selected patients. This approach has
several advantages with respect to commercially available solutions based
on EMG signals, because the possibility to control the prosthesis with the
thought clearly allows the patient to feel more conformable with the artiﬁcial
limb. Nevertheless, also in the neural prosthetics there are several possible
approaches, the one pursued in these projects takes advantage by signals
acquired by means of intraneural electrodes, thus allowing a stronger sig-
nal detection compared with extraneural recordings and a better selectivity,
since the electrode insertion inside the nerve permits to discriminate among
the single nerve fascicles within the nerve.
1.2 Neural system
The neural system can be described as the infrastructure that allows the
communication among the diﬀerent parts of the body. It is divided into two
main parts: the Central Neural System (CNS), composed by the brain and
the spinal cord, and the Peripheral Neural System (PNS) whose function is
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to bring the signals elaborated in the CNS towards the rest of the body and
viceversa. Due to the ﬁnal aim of this thesis, the focus will be put overall on
the PNS. It is composed by nerves fascicles, depending on the direction of the
signal, the nerves are called motor nerves (the signal ﬂows from the brain to
the periphery), or sensor nerves (the signals acquired by the environment and
transduced into electrical signals are forwarded to the brain). Aﬀerent and
eﬀerent signals can also be transmitted on the same nerve, but in diﬀerent
cells.
 
AXON 
Node of Ranvier 
Myelin sheath 
SOMA 
DENDRITES 
Figure 1.2: Neuron parts: Soma, Dendrites and Axon
1.2.1 Neural cells
The cells that make up the neural system are divided in two classes: the
neurons and the glial cells that give them structural support. A typical
neuron of a peripheral nerve is shown in Fig. 1.2, it is composed by three
main parts:
• soma: is the body cell and contains the nucleus.
• dendrites : are very thin branches that carry the signal from a connec-
tion with another neuron (synapsis) to the soma.
• axon: is the part that transports the signal from the soma to the next
cell.
A neuron can have a lot of dendrites but only one axon that, in humans
can reach lengths up to 1m. Axons play a key role in nerve signal propagation,
the conduction is facilitated by the Myelin sheath, a special sheath that
surrounds the neuron and shields the signal preventing its scattering outside
the nerve. Moreover special interruptions of the sheath Nodes of Ranvier
in which there is a concentration of Sodium-Potassium channels (see next
paragraph) allow for a faster propagation called saltatory conduction.
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1.2.2 Neural signal generation in biological cells
In Fig. 1.3 the shape of a classical neural spike is depicted, the changes
of the voltage potential can be explained looking at the membrane cell con-
ﬁguration. In fact, the signal propagation across the nerve is possible thanks
to the ion currents that ﬂow across the cell membrane.
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Figure 1.3: Action potential voltage spike
Inside the cell there is a major concentration of potassium ions (K+)while
outside the Sodium (Na+) concentration is prevalent. In resting conditions
the internal side of the membrane is more negative than the external creating
a resting potential of  70mV (Fig. 1.4). When an over-threshold voltage
stimulus (the threshold is around  55mV ) is applied to the membrane the
Sodium channels open, allowing the Sodium ions to enter inside the cell
(Fig. 1.5), this causes the inside to become more positive that the outside
increasing the membrane voltage up to 40mV (depolarisation phase), due
to this change of polarity the potassium channels open and ions ﬂow out
of the cell (Fig. 1.6), by this way a negative potential is restored inside
the cell (repolarisation phase). The Potassium channels are slower than the
Sodium ones, for this reason the number of Potassium ions ﬂowing from the
inner to the outside is higher than that of Sodium ions ﬂowing in the opposite
direction, as a result a hyperpolarization phase occurs. To restore the resting
potential the Sodium-Potassium pump is needed, by this way potassium ions
are bring back to the inside and Sodium ions pushed out of the cell (Fig.
1.7). During this time interval, called refractory period, the action potential
propagation is blocked. Note that the Sodium-Potassium pump is an active
process because it moves ions against their gradients, so it requires energy to
work that is provided by a coenzyme called Adenosine triphosphate (ATP ).
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Figure 1.4: Ion cells concentration in resting conditions
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Figure 1.5: Cell membrane during depolarisation phase
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Figure 1.6: Cell membrane during repolarisation phase
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Figure 1.7: Cell membrane during hyperpolarisation phase
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1.2.3 Nerve structure
Peripheral nerves consist of bundles of nerve ﬁbers. Each group is surrounded
and protected by a thick layer of dense connective tissue, called epineurium,
which endures most of the mechanical tension applied to the nerve. The
connective tissue layer wrapping the individual bundles, called perineurium,
bears the elongation load. While the space between individual nerves ﬁbers
is ﬁlled by a delicate layer of loose connective tissue, the endoneurium. A
schematic sketch of the nerve structure is shown in Fig. 1.8.
 
Epineurium 
Perineurium 
Endoneurium 
Figure 1.8: Peripheral nerve structure
1.3 Implantable nerve electrodes
In amputees and in patients with neural diseases, the biological structure
described in 1.2 needs some help to communicate with the external. The
electrodes represent the link between the biological tissues and sensing elec-
tronics. It is desirable to develop the communication in both directions. On
one hand the device must allow to record neural signals, on the other hand
to send stimulating signals from the external to the nervous system. Major
properties for electrodes are selectivity and non-invasivity.
Selectivity plays a key role because of the nerve bundle structure. In the
inner part of the nerve, there are several fascicles and each fascicle contains
diﬀerent axons, therefore the electrode must be able to isolate a single neural
signal from the other electrical activities around it. In this way, with elec-
trodes placed close to neural ﬁbers, it becomes possible to record a stronger
signal, improving Signal to Noise Ratio (SNR). From the patient point of
view, it is suitable to minimize invasivity. These two requirements are clearly
in contrast. In fact, if the aim is to have a high selectivity, than it is necessary
to increase invasivity inserting the electrode into the body (non superﬁcial
electrode) or even within the nerve (intraneural electrode). In these years
several categories of electrodes have been developed, they can be divided in
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two categories: extraneural (i.e cuﬀs) which are less selective but also less
invasive, and intraneural (longitudinal, penetrative and regenerative) which
are preferred for their better selectivity but imply a higher invasivity. A brief
summary on the main electrode types is presented in the following.
1.3.1 Cuﬀ electrodes
Among extra-neural electrodes the more used are cuﬀ electrodes. As depicted
in Fig. 1.9, they are a cylindrical wrapping that envelops the nerve from the
outside.
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Figure 1.9: Cuﬀ electrode
Electrical contacts are placed in the inside, in this way the recorded signal
is as strong as possible. There are two main sorts of cuﬀs: split-cylinder and
spiral cuﬀ. The ﬁrst ones have the shape of a semi-open cylinder and must be
closed around the nerve with suture, this makes them uneasy to implant. It
would be also suitable to have an electrode with an adaptable diameter; a too
large section will produce a neural signal too weak whereas a device too tight
may cause nerve diseases. In order to overcome these problems spiral cuﬀs
have been introduced. They are fabricated with a stretch sheet that allows
the electrodes to follow the nerve shape [1]. The advantage of cuﬀs compared
to the others extraneural electrodes is the precision with which they can be
placed around the nerve. The placement of the contact in the inside of the
cylinder means that stimulation can occur with lower current than those used
in other extraneural electrodes. The main drawback of extraneural electrodes
is their low selectivity. In fact, being wrapped around the nerve, they record
the whole electrical activity of the nerve which is the sum of all axonal signals.
Moreover, in order to reach aﬀerent axons from outside, they must provide
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high stimulation currents with respect to the intraneural ones. For these
reasons electrodes able to penetrate the nerve have been introduced.
1.3.2 Longitudinal electrodes
Longitudinal electrodes get the name from their insertion way and are often
indicated as LIFE (Longitudinal Intra-Fascicular Electrodes). In fact they
are implanted throughout perinervium and placed, parallel to the axe of
nerve, inside the nervous fascicles. They host multi-active sites composed of
a thin conductor wire made of Platinum-Iridium or fabricated with metalized
Kevlar ﬁbers, covered with an insulating sheath. Multi-channel structures
allow understanding better the signal propagation along the nerve. LIFEs
drawbacks regard their radial symmetry [2], since the ﬁxed distance between
electrode and nerve limits selectivity. Moreover the electrode stiﬀness causes
micro-movements that, in the long term, may damage the nerve.
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Figure 1.10: tfLIFE electrode
The thin ﬁlm Longitudinal Intra-Fascicular Electrode is an evolution of
LIFE that overcomes these problems. It is composed of a double sided struc-
ture with contacts dislocated in diﬀerent parts of the electrode. Its ﬂexible
structure allows a better adaptation to the nerve shape preventing all dam-
ages due to an excessive stiﬀness. The need for electrodes able to move
within the nerve, approximating the electrical contacts to nervous ﬁbers,
have brought to a new generation of tfLIFEs based on Shape Memory Alloy
(SMA) materials. A serpentine shape can be memorized in the SMA, placing
electrical contacts in the crests of serpentine. In this way, when the electrode
reaches a determined temperature, its shape can be modiﬁed and active sites
moved closer to the axon [3]. An interesting application of tfLIFEs is in
neural prosthesis development.
1.3.3 Penetrative electrodes
Penetrative electrodes are constituted of an array of needles attached to a
rigid support (Fig. 1.11). In their simplest conﬁguration they are called shaft
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electrodes and they are composed of only one needle. Structures with many
electrodes are called MEA (Multi Electrode Array), a widely used version of
MEAs has been developed at Utah University and it is called UEA (Utah
Electrode Array) [4].
 
Figure 1.11: MEA electrode
Penetrative electrodes were used primarily in the CNS, but there are also
applications related to PNS although their stiﬀness and their diﬃcult im-
plantation does not make them particularly suitable for this purpose. When
the electrode is used in CNS, needle can penetrate trough the skin in the
skull reaching cerebral neurons. In the PNS, needles penetrate within ner-
vous fascicles, implantation is facilitated by pneumatic insertion techniques
that, increasing insertion velocity, allow preserving nerve integrity [5]. Recent
studies show that a valid alternative, that can guarantee a better mechan-
ical stability and a high biocompatibility, is in implementing MEAs with
carbon nanotubes. Tests demonstrate that impedance in this electrode is
one to two orders of magnitude smaller than that measured using traditional
MEAs, thus signiﬁcantly improving the performance of neural electrode [6].
Electrodes array have been used in numerous applications, implanted within
acoustic nerve for auditory function restoring [7] and in the skull for record-
ing brain signals in animals and also implanted in humans for robotic limb
control [8].
1.3.4 Regenerative electrodes
The last electrode that will be analyzed is regenerative electrode or sieve
electrode. These electrodes are inserted in the nerve transversally and are
shaped as a grid that can be either circular or square, a schematic example
is shown in Fig. 1.12.
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Figure 1.12: Sieve electrode
Neural ﬁbers may regenerate through the holes of the grid hence the name
of regenerative electrode. Active sites are situated around the holes, thus they
can reach single axons, making them the more selective among all electrodes
presented. A crucial issue in sieve electrodes fabrication is the number and
the dimension of vias. Diﬀerent studies demonstrate that too small vias can
inhibit neural tissue regeneration. On the other hand increasing diameter,
the distance between vias increases leading to an excessive deﬂection of neu-
ral ﬁbers with a consequently diﬃculty in neural tissue regeneration. A good
compromise seems to be the fabrication of electrodes with a diameter range
from 45m to 60m [9]. In the case of prosthesis control, it is useful to divide
electrode in reference areas contacting diﬀerent vias with the same electri-
cal contact, to record speciﬁcs neural patterns [10]. The implementation of
multi-via electrodes (some sieves contain 800 vias) is facilitated by the intro-
duction of polyamide electrodes. This material is more ﬂexible than silicon
and allows to reduce risk of nerve diseases during implantation. Moreover the
high biocompatibility degree of polyamide permits longer time implantation
than that of silicon [11]. The main advantages of sieve electrodes are their
high selectivity and the stability of the electrode-tissue interface once that
the neural tissue regeneration has occurred. Drawbacks are their high inva-
sivity and the fact that neural signal cannot be recorded until regeneration
is completed and this process takes at least 12 weeks. The high invasivity of
sieves has not yet allowed their implantation on humans, however encourag-
ing experiments have been carried out on frogs, rats and ﬁshes [9].
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1.4 Implementation issues
The neural signals weakness makes their recording a critical operation and
requires special care in terms of low noise and low power design. On the
other hand, the stimulation circuitry must provide current pulses whose am-
plitude, duration and frequency evoke the programmed stimulus without
damaging the tissues (in muscles, for instance, a heating corresponding to
only 80mW=cm2 can cause necrosis [12]). As it can be easily understood,
there are several issues to take into consideration during the design, in this
section a brief discussion on the main problems related to neural-machine
interfaces is presented.
1.4.1 Neural recording issues
As displayed in Fig. 1.3, the neural spikes measured in the cell membrane
have an amplitude of 70mV , the surrounding layers shield the signal, and
this causes a radial drop of its amplitude. Nevertheless, the signal can still
be detected, but its weakness makes it necessary to introduce in the read-
out circuit special techniques for low noise design. Amplitudes outside the
epineurium can be lowered down to 1V [13], while typical amplitudes for
intraneural signals range from tens to hundreds of microvolts [14, 15]. Neural
spikes bandwidth lies in the frequencies from 500Hz to 10kHz with a peak
around 2kHz and it partially overlaps with the Electromyographic signals
(EMG) which have amplitudes several order of magnitude higher than that
of neural signals. EMG interferences are, for this reason, the most serious
interferences to cope with. Fortunately the spectral signature of EMG de-
creases with frequency and, at 800Hz has an energy lower than that of neural
signals [13, 16]. Using a proper ﬁlter stage in the front-end circuit, it is then
possible to isolate the neural signals and to prevent the EMG to mask them
completely.
In addition to the biological interferences, also the noise due to the elec-
tronic devices must be considered. The main noise contributions are ﬂicker
noise and thermal noise. Flicker noise is inversely proportional to the fre-
quency (it is also called 1=f noise), and plays a key role in low frequency
applications. In a MOS transistor it can be modeled as a voltage source in
series with the MOS gate given by 1.1, where Kf is a constant depending on
process parameters:
Vn;flicker
2 =
kf
WLCox
·
1
f
(1.1)
Equation 1.1 shows that ﬂicker noise is reduced if wide area transistors are
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used. Physical causes of Flicker noise are not well known, the phenomena has
been explained with charge ﬂuctuation at oxide-semiconductor interface due
to presence of traps. As the p-conduction occurs in depth while n-conduction
is superﬁcial, very close to the interface with the oxide, PMOS devices exhibit
less ﬂicker noise than NMOS ones. The thermal noise expression is given by
equation 1.2, where  represents the channel length modulation eﬀect.
Vn;th
2 =
4KT
gm
f (1.2)
The noise is reduced when gm increases [17]. In terms of MOS size, this
means that a large and short channel MOS minimizes thermal noise. A useful
parameter for the evaluation of ﬂicker noise incidence with respect to thermal
noise is the corner frequency. It is the frequency at which ﬂicker noise and
thermal noise give the same contribute to the circuit. It can be calculated
equating 1.1 and 1.2, obtaining 1.3.
fcorner =
Kf
WLCox
3
8KT
gm (1.3)
Input Referred Noise (IRN) is the most widely used parameter to esti-
mate the eﬀect of noise in a circuit. It resumes all noise sources into a single
voltage noise source, placed at the input of the ampliﬁer. By this way it is
immediate to understand how much noise is degrading the input signal. A
key role in neural signal acquisition is also played by low powering. Since
the tendency is to acquire more signals simultaneously, the use of more am-
pliﬁers is required, causing the power reduction available for each of them.
Unfortunately low-noise and low-power designs are in contrast since power
scales as 1=(Vnoise)2 [18]. For this reason, the major eﬀort of researchers is
to ﬁnd a good compromise between these two crucial issues. Noise Eﬃciency
Factor (NEF) is an indicator used to compare the power-noise performances
of diﬀerent ampliﬁers. It has been introduced in [19] and describes how many
times the noise of a system, with the same current drain and bandwidth, is
higher compared to the ideal case. Its value is given by 1.4.
NEF = Vrms;in
r
2 · Itot
 ·Ut · 4kT ·BW
(1.4)
The minimum value for NEF is reached by an ampliﬁer with a single
bipolar transistor, in this case without considering ﬂicker noise, NEF = 1.
Basically all practical circuits have higher values [14]. Ampliﬁers with lower
NEF can achieve the same IRN with lower power dissipation [20].
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1.4.2 Neural stimulation issues
The ability to supervise the eﬀects of stimulating neural tissue is essential in
neuroscience research since it allows to study the function of the nervous sys-
tem. In particular, the ability to provide a controlled application of electrical
signal to speciﬁc aﬀerent nerves (Functional Electrical Stimulation or FES),
enables to restore and to enhance neural functions in people with nervous
system dysfunctions. Examples of useful stimulation applications include
clinical treatment of epilepsy, tremors associated with Parkinson’s disease,
retinal and cochlear implants and multiple sclerosis [21–24]. The stimulation
system must be capable of generating a wide range of electrical signals for
nerve stimulation via implantable nerve electrodes. From an electrochemi-
cal point of view when the stimulation signal is provided, a charge transfer
between the electrons in the metal electrode and the ions in the biological
tissue is created. The ionic ﬂow can be induced by two primary mecha-
nisms, the capacitive and the Faradaic reaction. In the ﬁrst one no electron
transfer occurs, just a redistribution of charged chemical species in the tis-
sue. While during the second mechanism, an exchange of electrons across
the electrode-tissue interface is involved, resulting in reduction or oxidation
of some chemical species. A Faradaic process can be classiﬁed as reversible
or irreversible depending on the rate of electrons transfer at the interface. A
reversible Faradaic reaction is characterized by fast kinetics, this allows to
achieve large currents with small potential excursions away from equilibrium.
Moreover, since the reaction takes place near the electrode surface, by passing
a current in the opposite direction it can be reversed back into its initial form.
Instead in a irreversible reaction, slow electron transfer kinetics produce the
diﬀusion to the surface of new chemical species, that can alter the chemical
composition of the tissue, generating the beginning of corrosion or oxidation.
Then, in order to prevent toxic reaction and tissue or electrode damages, in
a neural stimulation system only reversible Faradaic processes can be used
for charge injection. Regarding safety during electrical stimulation, several
analysis and models have been presented in literature. Some studies focus on
electrode material and geometric area [25, 26], using as selection criteria the
reversible charge injection limit of the material. Such quantity depends on
the reversible processes that are available over the duration of the stimulus,
as well as the stimulus waveform shape and frequency [27, 28]. Consider-
ing the methods of controlling charge injection, two categories are available:
current-controlled and voltage-controlled. Several works consider the current-
controlled method the most eﬀective because the eﬀects of such stimulation
take place near the electrode and can be directly calculated and easily under-
stood [26, 29]. Current pulses allow to eliminate variations in the stimulation
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threshold even with changes in the electrode-tissue impedance and are com-
monly used for functional electrical stimulation of excitable tissue. However
many researchers prefer voltage stimulation in terms of electrode safety. In
fact, current pulses can cause high electrode voltages with a following elec-
trochemical damage of the electrode [30]. Choice of stimulus parameters is
then very important in the design of neural stimulation circuitry and depends
on the type of stimuli to generate. Charge-injection for neural stimulation
is usually applied in the form of rectangular pulses but in the recent years
diﬀerent waveform types have been explored. The results obtained in [31]
and [32], suggest that Gaussian waveforms, compared to rectangular stim-
ulus, reduce the non-uniformity of the current density distributions on the
electrode surface while maintaining stimulation eﬃcacy and requiring the
smallest electrode surface area.
1.5 State of art
Neural signals can be considered both in terms of voltages and currents. In
fact, as explained in Section 1.2.2, voltage spikes are generated by means of
ion channel currents. According to what reported in literature, in this thesis
the main focus is on the neural voltage recording. Nevertheless an analysis
and a high implementation of a front-end circuit for ion channel current
detection is also presented. For these reasons in this section the state of art
related to both type of measures is presented, the voltage signal acquisition
and the ion current readout circuits. An overview on literature related to
neural stimulation is also provided.
1.5.1 Neural recording and stimulation systems
In last decades great advancements have been reached in biomedicine, in par-
ticular as described in Section 1.3 the introduction of intraneural electrodes
has made it possible to work with stronger signals. Nevertheless, amplitudes
remain in the order of magnitude of tens of microvolts, therefore the noise
is still the major concern. A low noise front-end stage is then mandatory to
prevent the signal destruction. Many researchers are currently working on
low noise neural interfaces, aimed to diﬀerent applications. This kind of de-
vices indeed can be very useful for many purposes: to ﬁnd a solution against
neural-degenerative diseases like Parkinson and Alzheimer for instance, as
well as for injured patients with permanent damages to the spinal cord and,
as in the work presented in this thesis, to restore lost functionalities in am-
putees thanks to neuroprosthesis. According to the pursued goal, diﬀerent
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speciﬁcations drive the neural interface design. In the recording systems re-
lated to CNS, for example, also neural signals diﬀerent from action potentials
can be useful (Local Field Potential (LFP) for instance). Their amplitudes
are in the order of magnitude of mV and their frequency overlaps with EMG
interferences [33–35]. The recording is still possible because EMG, in CNS
recordings, are not of a such importance, due to the fact that there are no
muscles moving into the brain. For this kind of applications the bandwidth
includes also very low frequencies (in the mHz 100Hz range) [7, 14, 36, 37].
The neural signal weakness together with the strong interferences drive the
designers to develop solutions capable to ﬁlter and amplify the signal as close
as possible to the electrode, the miniaturization and optimization of electron-
ics for neural activity stimulation and registration seems to be then, the new
challenge. Attempts to solve this issue are based on two diﬀerent approaches:
the use COTS electronics or the realization of a custom IC. The ﬁrst approach
is utterly useful for a preliminary analysis because it is a low-cost solution
and has a rapid implementation time so it is suitable for short-term experi-
ments, especially on animals. Moreover, since neural signal characteristics in
terms of bandwidth and stimulation pulse amplitudes are patient and elec-
trode dependent, the possibility to easily modify the electronic conﬁguration
represents a great advantage in the ﬁrst stages of research. The IC approach,
on the contrary, allows the realization of low noise and compact devices, com-
bining low power consumption and small sizes [14, 38, 39] and is, therefore,
more suitable for long-term implantation. Nevertheless, design time and pro-
totyping costs are large and the custom device usually lacks ﬂexibility and
adaptability. To sum up all the typical approach is to start with a COTS
device and, only once that the terms of the problem are better known, a
custom integrated circuit can be developed on a solid ground.
Several works aimed at the realization of neural interfaces with discrete
components have been presented, but many of them include only the record-
ing module [40–43]. On the other hand, papers including the stimulation cir-
cuitry use a simple recording unit with low order ﬁlters and single-ended sig-
nal paths [34, 37, 44–46]. Moreover, such discrete component systems are fo-
cused on the study of the Central Nervous System (CNS). For what concerns
the integrated circuit approach, many papers have been presented but the
majority is still aimed to process cortical neural signals [14, 33, 35, 39, 47–51].
Several integrated circuits for PNS have also been developed [13, 38, 52–54],
but in most cases they do not include the stimulation unit and are focused
on cuﬀ electrodes. The IC circuits have the great advantage on their discrete
system counterpart, to allow the designer to have the complete control on
all the system parameters, by this way it is possible to ﬁnd a better ﬁtting
between the speciﬁcations and the prototype. The drawback is obviously a
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major project complexity due to the enormous degree of freedom that must
be handled by the designer. In the following a survey on literature regard-
ing the ampliﬁer, the ﬁlter, the Analof to Digital Converters (ADC) and the
stimulator used in neural signal interfaces is presented.
Ampliﬁers
One of the key points concerning the recording module is to realize a low
noise ampliﬁer. Diﬀerent choices have been made in this direction but
the most pursued one has been to use a Symmetrical OTA topology of
Fig.1.13. Thanks to its simple circuitry, in fact, it guarantees the minimum
IRN comparing with other topologies as Folded Cascade and Miller OTA.
Many papers present such solution for neural implementation in its single
ended [7, 14, 55, 56] or fully diﬀerential versions [36].
 
Figure 1.13: Simmetrical OTA in Fully diﬀerential conﬁguration
Using Symmetrical OTA architecture, thermal noise is given by equation
1.5.
Vn;th
2 =

16kT
3gm1
 
1 + 2
gm5
gm1
+
gm8
gm1

(1.5)
Where gm1 is the transconductance of the input diﬀerential pair, while gm5
and gm8 are the transconductances of the transistors in the output branch.
In order to reduce noise, a designer must have special care in MOS sizing.
Equation 1.5 shows that thermal noise minimization requires gm1 
gm5; gm8. Since the gm expression for a MOS in saturation region is given by
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equation 1.6, a low noise ampliﬁer can be achieved by using large and short
diﬀerential pair and narrow and long mirror transistors.
gm =
r
2Cox
W
L
(1.6)
The consequence in choosing large transistor for input diﬀerential pair is
that the device enters in weak inversion region. In such region gm is maxi-
mized and becomes independent from MOS size, depending only upon drain
current. Thus, once that the diﬀerential pair MOS is in weak inversion, the
only way to further increase the transconductance is to increase the current
with a consequent increase of power. Taking everything into account, the
majority of papers choose to maximize gm1 by using a large input diﬀeren-
tial pair in weak inversion without increasing current, and to minimize gm5
and gm8 by putting M5 and M8 in strong inversion [57–60]. This approach
is not used only in Symmetrical OTA conﬁguration but also in Folded Cas-
cade [18, 61] and Miller OTA [52]. Such choice has advantages in terms of
ﬂicker noise reduction. As already shown in equation 1.1, this noise is in fact
reduced when MOS dimensions are increased. Almost all researchers prefer a
PMOS diﬀerential pair to NMOS for its lower sensitivity to ﬂicker noise. Nev-
ertheless, analysis carried out in [62] shows as such assumption is true only
comparing NMOS and PMOS with the same gm. The noise reduction, in this
case, derives from a larger implementation area of PMOS transistors. Con-
sidering the same biasing and area it is demonstrated that a NMOS ampliﬁer
presents higher gm than a PMOS one and then a better ﬁgure noise. Another
approach that has positive eﬀects on noise is the use of a fully diﬀerential
topology. Having two branches, in which the signal is mirrored and propa-
gated, is an advantage in terms of common mode noise. Such noise spreads
in the same way along the two diﬀerential paths of the circuit and is canceled
taking the diﬀerence of the two output voltages. These beneﬁts are paid with
a large occupation area due to the duplication of feedback networks of the
ﬁlters and to the introduction of common-mode feedback (CMFB) blocks.
Although the use of fully diﬀerential architectures would be desirable, only
few papers adopt this strategy [53, 60, 61, 63]. Even if symmetrical OTA
is the most widely used conﬁguration, other topologies have been exploited.
The modiﬁed folded cascade proposed in [18] allows to obtain a NEF of 2:67
which is one of the lower values reported today. This result is achieved re-
ducing power by means of current reduction in folded branches (1/16 with
respect to input branches) that may imply worse noise performance. This
drawback is avoided using degenerating resistors in series with M5 and M6.
An appropriate choice of these resistances may signiﬁcantly reduce the con-
tributions to total noise. First because thermal noise in resistors can be
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signiﬁcantly lower than in MOS and second because the resistance gives no
contributes to ﬂicker noise. A folded cascade topology has been used by [64]
that, taking advantage by the current-splitting technique, reaches a NEF of
3:09 with an IRN = 3:07Vrms. Among the other topologies exploited in
neural ampliﬁers, Wang et al., in [52], propose a preampliﬁer stage based on
Miller OTA conﬁguration. The circuit gives a gain of 20 dB and it is followed
by an instrumentation ampliﬁer that brings the gain to 80 dB. Sacristan and
Oses [65] present instead a multi-stage architecture. In the design of the
ﬁrst stage, represented by a simple preampliﬁer, authors have paid particu-
lar attention in noise reduction and CMRR, using large area transistors and
high biases current. The second stage takes advantage by a DDA (Diﬀerence
Diﬀerential Ampliﬁers), composed by two pairs of diﬀerential inputs. Inputs
are applied to the ﬁrst pair while in the second two, feedback loops are im-
plemented. One feedback loop imposes the gain, while the other introduces
zero and poles for ﬁlter implementation. The third stage consists of a simple
RC high pass ﬁlter followed by a ﬁxed gain ampliﬁer, needed to adjust the
gain to the level required by the ADC. This circuit solution allows to achieve
particularly low noise levels (0:35V in the bandwidth of 100Hz   5kHz),
at the cost of a high power consumption (2mW ). In [53], a diﬀerent solu-
tion employing an instrumentation ampliﬁer has been proposed. In order to
reduce the noise, a fully diﬀerential approach is used and the input stage is
constituted by a PMOS diﬀerential pair with large area. Despite that, the
noise at 1kHz is about 0:73V=
p
Hz . Integrated in the neural useful band
(250Hz 5kHz) an IRN value of 50V is obtained, still too high if compared
with the weak amplitude of neural signals.
Filters
Several approaches in neural ﬁlter design have been implemented. The ma-
jor degree of freedom in ﬁlter design is the choice of the ﬁlter type. In
integrated systems, ﬁlter strategies can be classiﬁed in Continuous Time Fil-
ters (R-C or MOSFET-C and Gm-C) and Discrete Time Filters (Switched-
Capacitor) [66, 67]. The most used are MOSFET-C ﬁlters for their ability to
reach very low cut-oﬀ frequencies useful for LFP recording [14, 18] as well as
for Fast Ripples (FR) detection in epileptic patients [64]. Since the cut-oﬀ
frequency is given by the inverse of the product of the MOSFET equivalent
resistance and the capacitance, a very low value can be obtained using a
high capacitor or a high resistance. But as both solutions imply large area
implementation, a widely used approach is to employ a MOSFET biased in
triode region that emulates a resistive behavior. By this way, the relation-
ship between drain current and the drain-source voltage is linear, as expected
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from a resistor. This particular application requires large values of resistance
(to achieve a mHz cut-oﬀ frequency with a capacitor in the pF range, it
is necessary an equivalent resistance in the order of hundreds of G
). For
this reason, bipolar transistors compatible with CMOS process are used [68].
This technique allows achieving resistances of several hundreds of G
. The
discrete time approach is rarely used but it presents several advantages with
respect to continuous time ﬁlters. In this case, cut-oﬀ frequency is set by the
ratio of two capacitors. The ratio of parameters of the same kind of device
is more precise than the ratio of a transconductance and a capacitor (Gm-C
ﬁlters) since it is aﬀected by statistical ﬂuctuations of the same manufactur-
ing process. Moreover, Switched Capacitor ﬁlters allow an eﬀective use of
silicon area, making possible to realize low cut-oﬀ frequencies with small ar-
eas. A great advantage is also given by the ﬂexibility due to the dependence
of the ﬁlter parameters on the clock frequency. In [53] a six order band-pass
ﬁlter is proposed. The architecture consists in three fully diﬀerential biquad
stages, in which the ﬁlter signal ﬂow is based on ladder-type implementation.
Gusmeroli et al., in [69] use a ﬁrst order switched capacitor high pass cell,
changing the high pass cut-oﬀ frequency in order to reduce the recovery time
during stimulation. Trough switching capacitor technique, it is suﬃcient to
increase the clock frequency to achieve a time recovery reduction. In the
solution proposed in [70] the switching capacitor stages are preceded by a
continuous time ﬁlter in order to avoid aliasing and to prevent input corrup-
tion due to switching noise. Regarding the heavy incidence of ﬂicker noise in
neural signal acquisition, some researchers [57, 71] have overcome this prob-
lem introducing a chopper stabilization technique. The working principle is
to modulate input signal in order to translate it into high frequency where
the ﬂicker noise eﬀect becomes irrelevant. The modulated signal is band-pass
ﬁltered and then demodulated in the baseband. Uranga et al. in [61] propose
a signal chain composed by a modulator followed by a pre-ampliﬁer stage and
by a band-pass ﬁlter centered at chopping frequency. The pass-band removes
the undesirable spikes introduced in chopping process due to non-idealities
of switches. A post ampliﬁer stage has been introduced after the band-pass,
then a demodulator folds the signal into base band and ﬁnally a low pass
ﬁlter isolates the neural signal from noise. Both band-pass and low-pass
continuous time ﬁlters have been designed using the Gm-C technique. The
advantage of this approach is that the noise can be reduced simply increasing
the chopper frequency. On the other hand, this implies an increase of the
ampliﬁer cut-oﬀ frequency that must be higher than the clock frequency, in
order to avoid any harmonic distortion of the modulated signal. Gosselin et
al. [63] present a multi-channel structure composed by a front-end stage and
a mixed-signal compression module that uses an analog wavelet transform
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process followed by an ADC. The front-end stage is present for each acqui-
sition channel while the wavelet signal processing block is shared among all
channels. The front-end stage is based on Chopper Stabilization technique.
After modulation, the signal is ampliﬁed with a rail-to-rail CMOS ampliﬁer
and ﬁltered with a second order Gm-C stage. The signal is then demodu-
lated into the baseband while the equivalent noise is added to the ampliﬁer
input after that the modulation process has occurred. Thus, noise is subject
only to one modulation process (the same used for signal demodulation) that
translates the noise out of the band of interest. Another technique, called
autozeroing, has been exploited in order to reduce low-frequency noise and
oﬀset at the ampliﬁer input. Between Chopper Stabilization and autozero-
ing there is a clear distinction: while the ﬁrst is a modulation technique, the
latter is a sampling technique. The basic idea of autozeroing is to sample
the oﬀset voltage value and the noise and to hold them in a capacitor. Once
that these values have been stored, the input is put into the ampliﬁer and
the unwanted quantities can be subtracted from the instantaneous input.
With the oﬀset voltage this process works well since oﬀset is constant, the
problem is a bit more complex considering time-varying and random ﬂicker
noise. The eﬃciency of autozeroing strongly depends on the correlation be-
tween the noise sampled and held in the capacitor and the instantaneous
noise value from which such sample is subtracted. It can be stated that this
process reduces also the ﬂicker noise because the autocorrelation between
two consecutive samples of ﬂicker noise decreases slowly enough to allow the
cancellation when the subtraction occurs. The main drawback of this ap-
proach is the aliasing. Since this is a sampling technique, the aliasing noise
is folded into the base band [72]. Chan et al. [60] propose a neural ampliﬁer
based on autozeroing technique: the design consists of three stages. The
ﬁrst one is a variable gain ampliﬁer composed by two diﬀerential pair, one
for input recording and the other for oﬀset-noise adjustment. The second
stage is a low Gm-C high-pass ﬁlter and the third is a low-pass Gm-C am-
pliﬁer. From the point of view of power consumption, autozeroing seems
to give better performances than chopper. The modulation implies a wider
ampliﬁer bandwidth and to this aim, it is necessary to increase current and
then power consumption. A summary on the main features of the neural
recording system presented in literature has been reported in Tables 1.1 and
1.2. It should be clear that each system has his own characteristics, thus a
mere comparison of the parameters can be unfair. For this reason in the last
column the number of channel to which the parameters are referred has been
reported.
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Analog-to-digital conversion and spike sorting
Once the signal has been properly ampliﬁed and ﬁltered, the last operation
is digitalization. At this regard, two main approaches have been proposed.
The ﬁrst consists in a traditional digital conversion, where the neural signal
morphology is held and transmitted to external for processing and classi-
ﬁcation. The second approach consists in spike detection; in this case the
signal morphology is lost and the only information kept is about spike oc-
currences. The A/D conversion is exploited in several works. In [7, 53, 65],
an 8 bit successive-approximation register (SAR) ADC has been used. This
solution involves low power consumption and small layout area. Watkins et
al. in [73] make use of a 10 bit SAR ADC but, since the signal is acquired
from 100 diﬀerent channels, it would be too onerous to convert all signals.
The proposed solution converts only one channel, while for the others there
is a spike detection block that recognizes if a spike has occurred or not. In
this way there is a considerable reduction in bandwidth requirement for the
external communication link. Horiuchi et al. [56] use the spike detection
approach, but their circuit is more elaborate than a simple comparator and
it is able to discern between peaks and troughs of spikes and gives also in-
formation about spikes amplitude. Another approach proposed is based on
oversampling converters. Due to the low frequencies of the neural signals in
fact, large OverSampling Ratio (OSR) can be achieved, without using high
sampling frequencies. In [74] a ﬁrst order sigma delta converter has been
designed, reaching a 8 bit resolution with a 40 oversampling ratio over a
6:25kHz frequency. A second order sigma delta modulator that exploits a
new superinverter ampliﬁer has been proposed in [75] and allows to reach a
11 bit resolution considering a 8kHz bandwidth.
Stimulation circuitry
Stimulation circuit is present only in a few of the neural conditioning sys-
tems mentioned above. Basically, the stimuli are generated through a Digital
to Analog Converter (DAC) while the stimulation parameters as frequency,
duration and intensity are controlled by a digital unit or an external micro-
controller (C). In [53], a current-mode microstimulator for cuﬀ electrodes
has been implemented. It is made up of a thermometer DAC, which generates
an output current from 0 to 1mA with 8 bits of resolution. The maximum
value for the stimulation current has been chosen estimating a load resis-
tance of 1k
. In [65] a 6 bit binary weighted DAC with a full-scale current
of 128A is used to generate stimulating currents. The architecture of such
device assures a high ﬂexibility and programmability, making it useful for dif-
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ferent types of electrodes (as sieve, cuﬀ, LIFE or microneedle) and for several
stimuli shapes. A novel modiﬁcation to the binary-weighted DAC has been
presented in [76]. It is based on distributed multiple bias potential in tran-
sistors of same size. Relative currents are controlled by gate bias rather than
by geometry, this signiﬁcantly reduces the circuit area which scales linearly
versus number of bits. Since the major disadvantage of DACs for implantable
stimulators is the implementation area which grows exponentially with reso-
lution, the multi-bias approach oﬀers important beneﬁts.
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1.5.2 Patch clamp circuits for Ion channel current de-
tection
As explained in Section 1.2.2, the generation of electrical signals in biological
cells is possible thanks to ions that move across the cell membrane. In many
applications it is important to record these currents in order to understand
which electro-chemical processes are involved in the signal generation and
to have a direct measurement of the ion channels involved in the reaction.
Ion currents, in fact, play a key role in several physiological processes, in
neural signal generation, as already discussed, but also in the maintenance
of heartbeat and in muscle contraction [77]. The signal is recorded by means
of a pipette, depending on the way the pipette is attached to the membrane.
It is possible to record the electrical activity of the whole cell or of a small
patch of channels (even a single channel current can be measured) [77–79].
The recording of a small cluster of channels is possible because the contact
between the pipette and the membrane cell forms a Gigaohm seal [77, 80],
allowing to isolate the electrical activity of a small area of the membrane.
The patch clamp working principle consists in ﬁxing the external membrane
potential to a control voltage and in recording the current that ﬂows across
the membrane using proper electronic devices. These devices can be imple-
mented, as in a wide number of paper presented in literature [77, 79, 81],
as the cascade of an integrator and a diﬀerentiator (Fig. 1.14) or, as also
proposed in this thesis, as a current feedback delta sigma modulator (Fig.
1.15) [82–87]. In Fig. 1.14, it is also shown the equivalent electrical circuit
 
Figure 1.14: Patch Clamp circuit based on integrator-diﬀerentiator approach
for the membrane-seal connection and for the electrode. Typical values for
these equivalent components are given in Table 1.3
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Cm Cel Rm Rel
300fF 500fF 20G
  40G
 10M
  140M

Table 1.3: Equivalent electrical parameters for membrane and electrode
 
Figure 1.15: Patch Clamp circuit based on a sigma-delta approach
The circuits traditionally used to detect ion channel currents, are very
similar to potentiostats used to record redox current in electrochemical sens-
ing devices [88–90]. In fact in both cases the aim is to detect a current in a
range from hundreds of fA to few A. The control voltage in the case of ion
channel detection is used to set the membrane potential while in potentio-
stat it sets the redox voltage. The advantages of the delta-sigma approach
are that the current is directly recorded as a digital pattern without need of
diﬀerentiator, and the reset switch of Fig. 1.14 can be avoided considering
that the current, at the input node, is supplied or sinked according to the
feedback bit, avoiding the ampliﬁer saturation.
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Chapter 2
Neural recording and stimulation:
a COTS device
The realization of a neural electrical interface is a particularly critical task
and requires to have a clear and complete control on all the parameters
involved in such design. Prior to proceeding with a fully implantable device,
that, due to dimensions and power consumption, is the only possible way for
a long term solution, it is necessary to carefully evaluate the characteristics
of the neural signals, in terms of amplitudes, bandwidth, as well as regarding
the neural stimulation parameters. The use of COTS is a low cost and short
implementation time solution, widely used to assess preliminarily all these
speciﬁcations. In this Chapter, the system architecture of the COTS neural
interface is presented, the available operating modes are described and ﬁnally
the results obtained by means of electrical and in-vivo tests are discussed.
2.1 Design speciﬁcations
As widely discussed in the ﬁrst Chapter, neural spikes are characterized by
low amplitudes, that can vary in a range from few microvolts to hundreds of
microvolts, and they are drowned in a noisy environment due to EMG inter-
ferences. The recording module should then provide a gain and a resolution
capable to describe a microvolt level signal and should be able to ﬁlter the
unwanted components. A ﬁrst ampliﬁcation-ﬁltering stage is thus mandatory
to amplify the weak signal for a proper ADC conversion and to eliminate the
EMG interferences. The gain needed for the ampliﬁer can be determined
considering the converter resolution. In order to ﬁnd a good compromise
between resolution and data transmission speed, a 16 resolution ADC has
been chosen. Using a 3V voltage supply, the resulting Least Signiﬁcant Bit
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(LSB) is 45:7V , to achieve a proper conversion it is then suitable to bring
at the ADC input a signal of about 500V . Considering a worst case con-
dition, with an input signal of 1V , a gain of at least 54dB is needed. A
higher gain can be useful to have a better signal representation in the case
of weak signals, but could be detrimental for strong signals because it could
cause ampliﬁer saturation. The solution seems to be then a programmable
gain ampliﬁer (PGA). The total input referred noise of the system should be
lower than the minimum detectable signal. A high selective bandpass ﬁlter
is necessary to reject the huge low frequency interferences; since the neural
spectral signature is in the interval 800Hz  3kHz, the ﬁlter operates in this
range. in Table 2.1 the resulting system speciﬁcations are reported.
Fixed Gain 54dB
Variable Gain 40dB
HPF order 8th
HPF frequency 800Hz
LPF order 4th
LPF frequency 3kHz
ADC resolution 16 bit
IRN < 2V
Table 2.1: Recording module speciﬁcations
From the stimulation point of view, the generation of biphasic train pulses
is needed, the parameters are shown in Fig. 2.1 and should vary in the ranges
indicated in Table 2.2. In Fig. 2.1, a stimulation pulse in which the anodic
phase precedes the cathodic is depicted, but also the cathodic-anodic shape
can be useful and must be provided by the stimulation unit.
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Figure 2.1: Stimulation pulse train
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Pulse Width [W] 10s 300s
Pulse Amplitude [A] 10A 300A
Pulse Frequency [1/T] 10Hz  400Hz
Table 2.2: Stimulation module speciﬁcations
2.2 System Architecture
The neural recording-stimulation unit is described in its basic blocks in
Fig. 2.2 and consists of four main parts: electrode, neural recording circuitry,
stimulus generation circuitry and digital system controller.
 
 
   PGA 
 BPF 
Digital System 
Controller 
for Data and 
Powering 
Stimulation Circuitry 
Recording Circuitry Electrodes 
ADC 
DAC 
V/I 
converter 
Figure 2.2: Block diagram of the neural recording and stimulation system
The extracellular signals are extracted from a tf-LIFE electrode then they
are acquired and ﬁltered by a recording circuitry in order to remove unwanted
low frequency components. Once that the neural signal has been cleaned,
it can be digitally converted before being transmitted to the digital control
unit. A programmable ampliﬁcation stage has been added in order to exploit
the full dynamic range of the ADC. The stimulation circuitry delivers trains
of electrical charge pulses to excitable tissue, via the tf-LIFE electrode. The
system receives stimulus patterns from the digital controller and converts
them ﬁrst into an analog voltage through a DAC then into a stimulation
current signal by means of a V/I converter. The digital system controller
has two main tasks. First, it provides power from a rechargeable battery
to ensure the isolation of the patient from the electric grid (both for safety
reasons and to reduce the interferences injected by the grid). Main task of the
module, however, is managing the conﬁguration of the whole system with the
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generation of timing signals (for multiplexers, ADC, DAC), programmable
gain and stimulation patterns. For a high-speed real time data transmission
a Universal Serial Bus (USB) controller has been integrated in the system.
The user can easily control the system by means of a Graphical User Interface
(GUI) customized for this application and shown in Fig. 2.3.
 
Figure 2.3: Graphical User Interface
2.2.1 Recording unit
The implemented ﬁltering circuitry is shown in Fig. 2.4: it is made up of a
8th order high-pass ﬁlter cascaded with a 4th order low-pass ﬁlter. All the
basic blocks are second order cells and have been implemented with a Mul-
tiple Feedback topology. Fully diﬀerential input/output ampliﬁers (Linear
Technology, LT1994) with a very low noise density (3nV=
p
Hz) have been
employed.
The ﬁlter design speciﬁcations required a gain of 54dB and a frequency band-
width between 800Hz and 3kHz. The gain has been equally subdivided
among the blocks, therefore every cell provides a gain of 9:3dB. Since the
major concern is due to low frequency huge interferences, the HPF blocks
have been collocated as ﬁrst stages. In this way it has been possible, to
ﬁlter out such interferences preventing the ampliﬁer saturation. Reduction
of IRN is achieved allocating some gain (9:3dB) at the very ﬁrst stage of
ampliﬁcation; by distributing the overall gain along the signal chain it has
been possible to ﬁlter out interference components before fully amplifying
them [1–3]. In Table 2.3 and in Table 2.4 the values of the resistive and
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Figure 2.4: Circuit diagram of the band-pass ﬁlter
capacitive components, referring respectively, to the high-pass ﬁlter and to
the low-pass ﬁlter, are reported.
Component HPF1 HPF2 HPF3 HPF4
R2 150
 56
 150
 56

R5 820
 3520
 820
 3520

C1 1:13F 1:13F 1:13F 1:13F
C3 1:13F 1:13F 1:13F 1:13F
C4 330nF 330nF 330nF 330nF
Table 2.3: Resistors and Capacitors values for the HP ﬁlter
In Fig. 2.5 the chosen ampliﬁcation circuitry is shown: the digitally con-
trolled potentiometers R7 (Intersil, ISL90727, ISL90728), in pair with resis-
tors of 100
 (R6), allow obtaining a gain factor that can vary from 1V=V
to 100V=V with 127 diﬀerent values. The gain is set by the user through
the GUI, however the software can be easily modiﬁed in order to implement
automatic control. The chosen diﬀerential analog-digital converter (Analog
Devices, AD7687) provides the processed signal with a resolution of 16 bit,
an Eﬀective Number of Bits (ENOB) of about 15:3 and a sampling frequency
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Component LPF1 LPF2
R1 150
 390

R3 150
 390

R4 390
 1500

C2 330nF 330nF
C5 10nF 10nF
Table 2.4: Resistors and Capacitors values for the LP ﬁlter
of 10kHz to the digital control unit. The attenuator used in test mode has
the same architecture proposed for the ampliﬁer but ﬁxed resistances have
been used (R6 = 10k
; R7 = 100
).
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Figure 2.5: Ampliﬁcation circuitry
2.2.2 Stimulation unit
The bi-directionality of the neural electronic interface implies the integration
of a stimulation unit. Neural stimulation consists typically in the injec-
tion of current pulses into the implanted electrode. As shown in Fig. 2.6,
this is possible using two main blocks: a D/A converter (Linear Technology
LTC2641) and a V/I converter realized using a simple operational ampliﬁer
(Texas Instruments, OPA343) in a non-inverting conﬁguration, where the
feedback resistor is the electrode impedance. The basic idea is to convert
a programmable voltage, generated by the DAC, into a stimulation current
that will ﬂow through the tf-LIFE. Note that Relectr in the circuit represents
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Figure 2.6: Neural stimulator
the tf-LIFE impedance. According to datasheets, the exact range of the elec-
trode impedance is controversial and its values at 1kHz span from 10k
 to
1M
; in literatures similar values have been reported [4, 5]
2.2.3 Digital control unit
The analog part of the board contains, as reported in previous sections,
many devices whose behavior must be digitally controlled. For this rea-
son, a digital unit is mandatory for the proper operation of the system.
As main Digital Signal Controller (DSC), the high-performance Microchip
dsPIC33Fj256GP506 has been used. The DSC employs a powerful 16 bit
architecture that integrates the control features of a Microcontroller (MCU)
with the computational capabilities of a Digital Signal Processor (DSP).
Among all the available communication modules the 3-wire Serial Peripheral
Interface (SPI) and the Inter-Integrated Circuit (I2C) have been employed
in this system.
As show in Fig. 2.7, in the analog recording and stimulation management,
two SPI modules are used for the communication between dsPIC/ADC and
dsPIC/DAC while an I2C bus is employed to control the value of the dig-
ital potentiometers of the ampliﬁcation circuit. The transmission module
consists of an USB controller (Microchip PIC18LF4550) that interfaces the
DSC (exploiting an I2C interface) with the host PC. The digital unit is
also responsible of the system conﬁguration (electrode selection, stimulation
shape parameters, switches selection). Moreover the controller unit contains
all the circuitry for power management namely: a rechargeable battery (3.7
V) to ensure the isolation of the patient from the electrical grid, the recharg-
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Figure 2.7: Microcontrollers management of the system modules
ing circuit, and two voltage regulators (Maxim, MAX1589 and MAX1792)
of 3V and 1:5V , needed to power the digital board itself.
2.3 Operating modes
The proposed device is characterized by a high degree of reconﬁgurability
and can switch among several diﬀerent operating modes. There are four
main tasks performed by the board: signal recording, neural stimulation,
electrode impedance measurement and self-testing. This high ﬂexibility is
guaranteed by the network of switches shown in Fig. 2.8. Table 2.5 describes
how the signals Rec, Stim, Test and Imp_meas must be digitally set to
choose the operating mode.
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Figure 2.8: Switch network for system reconﬁgurability
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Working mode Rec Stim Test Imp_meas
Recording 1 0 0 0
Stimulation 0 1 0 0
Test 0 0 1 0
Imp. Measurement 0 1 0 1
Table 2.5: Switches conﬁguration for diﬀerent operating modes
These four diﬀerent physical paths, actually, are handled by the micro-
controllers ﬁrmware as if they were seven diﬀerent operating modes. Indeed,
there are two diﬀerent testing modes, two diﬀerent approaches for impedance
measurement and one additional mode that combines together stimulation
and recording. The digital control module, in order to acquire and generate
signals, must manage the communication between three diﬀerent processors:
the PC, the USB controller (PIC18F) and the main DSC (dsPIC). Fig. 2.9
shows how this communication is performed.
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Figure 2.9: State diagram of processor communication in diﬀerent operating
modes
All the modalities share the same initial state, in which the communica-
tion PC ) PIC18F is managed. Then, for the working mode selected by
the user, there are three further states that handle respectively the communi-
cations PIC18F ) dsPIC33, dsPIC33 ) PIC18F and PIC18F ) PC.
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The four states are in a closed loop and come one after the other until the
user stops the process from the GUI. Ones that the signal has been processed
and transferred to the PC, it can be saved in a data ﬁle for further elabo-
rations and, at the same time, displayed in the GUI. In the following, each
function is described in details referring to Fig. 2.8.
2.3.1 Recording mode
During this working mode, in vivo-signal recording can be performed. The
neural signal is captured from the tf-LIFE electrode and sent to the recording
unit by short-circuiting nodes El+ and El- with the input terminals of the
ﬁlter (In_Fil+ , In_Fil-), using the switches driven by Rec signal. The
signal is then ﬁltered, ampliﬁed, converted into digital samples and sent to
the PC to be stored in a data ﬁle. Since the system has a single signal
path, the eight tf-LIFE channels can not be acquired simultaneously. Two
multiplexers (M1 and M2) select which input pair must be acquired and
forwarded to the recording unit. The enable signals En1 and En2 activate
only one multiplexer at a time. The developed GUI allows the user to change
the recording channel (among the 8 available in a tf-LIFE) and to modify the
ampliﬁcation gain during the experiments. A trigger signal can be activated
to keep track of the occurrence of external stimuli thus simplifying the oﬀ-line
analysis or recorded data. The captured physiological data can be viewed
in the GUI in real time and can also be sent to the loudspeakers of the PC.
This latter function is particularly useful during in-vivo experiments as a
run-time feedback and could be exploited during implantation to guide ﬁnal
adjustment of the electrode position inside the nerve.
2.3.2 Stimulation mode
When this operating mode is selected, the system is enabled to inject a
stimulation current in a selected tf-LIFE channel. Diﬀerent digital patterns,
generated by the system controller, are converted into an analog voltage by
the DAC. Activating the selection signal Sel2 of M3, the resulting analog
signal can be sent to the stimulator, a V/I converter, that generates the
stimulation current. The switches driven by the signal Stim allow to connect
the stimulator outputs to El+ , El- nodes. At the same time, to avoid drift
voltage phenomena and to prevent ampliﬁer saturation (thus reducing the
recovery time after the stimulation artifact), the input terminal of the ﬁlter
is connected to a reference voltage, thus temporarily blanking the recording
circuitry. The typical stimulus shape is a train pulse composed of biphasic
pulses; the GUI allows to select a wave in which the anodic phase precedes the
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cathodic or viceversa. Stimuli parameters such as amplitude, pulse duration,
frequency of the pulses and number of pulses are fully programmable by the
user. The system allows also to acquire the signals sent to the PNS, selecting
the electrodes as an ADC input. In this way, the stimulation form can be
displayed in the GUI and stored in a data ﬁle allowing to verify if the current
in the electrode is that expected.
2.3.3 Stimulation-Recording mode
This mode combines together the feature provided in stimulation mode and
in recording mode. Once that a stimulation pattern has been sent to the
tf-LIFE, the system switches automatically its conﬁguration into the record-
ing mode to acquire the neural response. During the stimulation phase, the
recording unit is disconnected from the electrodes and is connected to the
reference voltage. This avoids the ﬁlter saturation that would result in a
recovery time too long from the slew rate condition. The possibility to stim-
ulate in a channel and to record the results in a diﬀerent one is also provided.
2.3.4 Impedance measurement mode
The electrode impedance can be measured exploiting the stimulation and
the recording circuits. A known current signal is provided by the stimulator
and injected into the electrode closing the switches driven by Stim. Con-
temporary, the Imp_meas signal allows to connect the electrode terminals
with the ADC of the recording unit. By this way the voltage drop across
the electrode is sent to the digital system controller and the impedance value
can be assessed. The frequency and the amplitude of the injected current
can be set through the GUI. Such a feature has a particular importance for
stimulation, in fact from the Fig. 2.6 it can be observed that, with an elec-
trode impedance too high, the gain of the ampliﬁer increases and the current
that ﬂows through the electrode saturates at a value that is as much lower
as higher the electrode impedance is.
DC impedance measurement
A series of constant steps of diﬀerent amplitudes covering all the output
dynamic range of the DAC is generated and sent to the V/I converter. The
voltage drop across the electrode is recorded by the ADC and this allows to
extract the value of the impedance (its real part only).
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AC impedance measurement
In the AC impedance measurement, the signal injected into the electrode
is a sine with frequency and amplitude programmable from the GUI. The
program acquires ten periods of the signal taken across the resistance, ex-
tracts the sine peaks and uses the average of these values to calculate the
impedance at the given frequency.
2.3.5 Test mode
The test working mode allows to evaluate and verify the recording circuitry
functionalities in terms of bandwidth and gain, before in-vivo laboratory
trials on animals. Since the converter output voltage swings from 0V to
3V , with a resolution of 45:7V , the generation of signals in the range of
few microvolts has required the introduction of an attenuation factor of 0:01.
The DAC output signal is propagated to the attenuator by means of M3,
deactivating Sel2 signal. Once that the signal has been signiﬁcantly reduced,
it is redirected to the recording circuitry (closing the switch driven by Test
signal) in order to be processed.
Online TEST
This working mode allows to test the performance of the system in a contest
similar to that expected in an in-vivo recording case. This means that the
signal sent to the recording unit is ﬁltered, ampliﬁed and re-acquired in real
time. The sinusoidal signal is generated inside the dsPIC33 according to the
command set by the user in the GUI. The frequency and the amplitude of
the wave can be changed in real time, by this way it has been possible to
verify the speciﬁcations of the ﬁlter bandwidth.
Oﬄine TEST
A further test mode has been used in order to test the ﬁlter with pre-recorded
neural signals. In this case the input signal is stored in a text ﬁle that can be
selected by the user as input for the system. Due to the limited memory of the
dsPIC33 (16 kByte) the whole ﬁle can not be loaded into the microcontroller,
for this reason it is transferred in blocks of 7200 samples of 16 bits each. The
blocks are sent to the recording unit, acquired by the ADC and stored in the
dsPIC33 memory (overwriting the input values). Once that this operation
has been completed, the blocks are sent back to the PC and stored in a
output data ﬁle.
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2.4 Experimental results
The fabricated prototype housed in a protective enclosure is shown in Fig.
2.10. Special attention has been paid on how to isolate the analog module
from the interferences (especially on supplies) generated by the digital unit.
For this reason the system has been divided into analog and digital parts and
implemented in two separate, sandwich-detachable, printed circuit boards
(PCB) sizing respectively, 7cm 6:1cm and 7:5cm 5:8cm.
 
Figure 2.10: Photograph of the implemented PCB system
The proper operation of the whole neural embedded system has been
validated at two diﬀerent levels. First, the electronic behavior has been con-
ﬁrmed by conﬁguring the system in test working mode. Later, the recording
and stimulation capabilities have been assessed through in-vivo measure-
ments on animals.
2.4.1 Electrical tests
Recording capabilities
The ﬁrst phase of experiments was aimed at validating the band-pass ﬁlter
selectivity. Sinusoidal signals, generated by the DAC, have been acquired by
the recording unit at 20 diﬀerent frequencies, covering values from 400Hz to
9kHz. The ﬁlter presents a maximum gain value of 56dB in a bandwidth
between 800Hz and 3kH, a high-pass roll-oﬀ of 160dB=dec and a low-pass
roll-oﬀ of 80dB=dec. The ﬁlter frequency response is shown in Fig. 2.11.
Moreover, the high selectivity of the BPF has been tested using as input
of the recording circuitry the signal reported in Fig. 2.12(a). It is composed
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Figure 2.11: Bode diagram for the recording module ﬁlter
by the sum of three sines at the frequencies of 400Hz, 1:2kHz and 8:4kHz,
whose spectrum is displayed in Fig. 2.12(b).
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Figure 2.12: BPF response to an input obtained as the sum of three sines at
diﬀerent frequencies (400Hz, 1:2kHz, 8:4kHz)
The eﬀects of the bandpass ﬁltering are shown in Fig. 2.12(c) where, as ex-
pected, only the component at 1:2kHz has been allowed to pass. The output
spectrum shown in Fig. 2.12(d) proves how out-band frequencies have been
strongly attenuated while the component in bandwidth has been ampliﬁed.
The ﬁlter linearity has also been veriﬁed; the output diﬀerential voltage, at
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800Hz, can swing between [ 2:84V  2:83V ]. For an input signal with am-
plitude of 1:1mVpp and frequency 800Hz the total harmonic distortion, with
a programmed gain of 56dB, is 0:076%. All front-end (ﬁlter, ampliﬁer and
A/D converter) functionalities have been tested using, as input, pre-recorded
neural patterns supplied by the Scuola Superiore Sant’Anna in Pisa (SSSA),
on the basis of recordings made in clinical trials with rabbits. The input
pattern, represented in Fig. 2.13(a), corresponds to 10 seconds of recording
during which the rabbit was subjected to vibrations at 50Hz and 100Hz in
cutaneous aﬀerents.
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Figure 2.13: Self-test with pre-recorded data: (a) input signal, (b) input power
spectral density, (c) output signal (input-referred), (d) output spec-
tral density
The input signal is aﬀected by EMG (and probably ECG) interferences
with a very large amplitude (in the millivolts range) and a spectrum (Fig. 2.13(b))
concentrated below 300Hz. Such interferences completely mask the underly-
ing neural signal. Fig. 2.13(c) displays the measured, input-referred, output
of the device and Fig. 2.13(d) its power spectral density: the low-frequency
interferences are completely removed and the weak neural signal (in the mi-
crovolts range) is now visible, as well as its frequency signature. The test was
carried out in a noisy environment without any special electrostatic shielding.
Stimulation capabilities
The capability of the system to generate the programmed stimulation pulses
has also been proved. For this purpose in the electrical tests, the tf-LIFE
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electrode has been replaced by a 50k
 resistor whose value is within a rea-
sonable range according to literature [5, 6].
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Figure 2.14: Stimulation pulse train
In Fig. 2.14 a stimulation pattern composed by 12 bi-phasic pulses with
10Hz frequency, 150s pulse width and 26A amplitude has been generated.
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Figure 2.15: Current stimulus with diﬀerent amplitudes
Amplitude programmability of stimulation pulses is evident in Fig. 2.15,
where three diﬀerent current values of 10A, 15A and 20A have been
obtained. It must be noted that with a lower impedance, higher current
values can be obtained up to a maximum of 255A.
Fig. 2.16(a) and Fig. 2.16(b) display diﬀerent voltage pulses applied to
the V/I converter that generate current pulses widths (represented in Fig.
2.16(c) and Fig. 2.16(d) ) covering values within the interval 5s to 150s.
The pulse frequency can also be programmed and can vary in the range
[10Hz  400Hz] while the number of pulses within a single train can reach
2.4 Experimental results 63
0 1 2 3
1
1.5
2
Time (ms)
Am
pl
itu
de
 (V
)
(a) Input voltage impulse: width
50s
0 1 2 3
1
1.5
2
Time (ms)
Am
pl
itu
de
 (V
)
(b) Input voltage impulse: width
150s
0 1 2 3
−20
0
20
Time (ms)
Am
pl
itu
de
 (u
A)
(c) Output current stimuli:
width 50s
0 1 2 3
−20
0
20
Time (ms)
Am
pl
itu
de
 (u
A)
(d) Output current stimuli:
width 150s
Figure 2.16: Neural stimulation: pulse width programmability
up to 50. Moreover it is possible to select a pulse shape in which the anodic
phase precedes the cathodic or viceversa.
Impedance measurements capabilities
Looking at the stimulator schematic of Fig. 2.6 it can be explained that,
although the stimulation current ﬂowing into the electrode is independent by
the electrode impedance value, it saturates to a maximum value that depends
on the electrode impedance. Thus the assessment of the impedance value has
a primary importance to determine the current injected into the electrode.
For this reason the impedance measurement mode has been introduced in
the system. From Equation (2.1) it can be stated that between the voltage
drop across the electrode and the input voltage there is a linear relation.
VOUT   VDAC = Relectr
Rstim
VDAC   Relectr
Rstim
Vref (2.1)
In Fig. 2.17 the linear ﬁtting of the curve (Vout VDAC ;VDAC) has been ex-
tracted (only the linear range of the curve has been considered while the satu-
rated samples have been eliminated). Comparing the resulting coeﬃcients of
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Fig. 2.17 and the Equation (2.1), the resulting impedance is Relectr ' 50k

as expected (a Rstim = 5:6k
 has been used).
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Figure 2.17: DC impedance measurement results: linear ﬁtting
The system is also able to measure the AC impedance injecting a sinu-
soidal signal into the electrode. The input frequency can vary in the range
[10Hz  1kHz] while its amplitude can cover values from 1mV to 255mV .
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Figure 2.18: AC impedance measurement results: peaks extraction
In Fig. 2.18 the voltage drop across the electrode resistance is shown
when a 100Hz sine with an amplitude of 50mV is applied as input signal.
Relectr = Rstim
(VOUT   VDAC)av
VDAC   Vref (2.2)
The electrode impedance can be obtained with the Equation (2.2), where
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the output value VOUT VDAC has been achieved by averaging ten sine peaks.
The result conﬁrmed again an electrode impedance Relectr ' 50k

2.4.2 In-vivo tests
The in-vivo measurements have been performed on anaesthetized animals at
the School of Medicine of the Universitat Autonoma de Barcelona (Spain)
under the supervision of Prof. Xavier Navarro. A tf-LIFE electrode was
implanted in the sciatic nerve of an adult 3-month-old Sprague-Dawley rat
weighting 300g  350g, using aseptic microsurgery procedures as shown in
Fig. 2.19. All processes were performed under ketamine/xilacyne anaesthesia
(90/10 mg/kg i.p.) and using a protocol approved by the local Ethical Com-
mittee. Various sensory stimuli were applied to the hind limb of anaesthetized
animal and the elicited ENG signals were recorded using the developed em-
bedded system (Fig. 2.20). In Fig. 2.21, the real time acquisition on the pc
of the signal coming from the PNS of the rat can be observed.
 
Figure 2.19: Photograph of the rat sciatic nerve with a tf-LIFE implanted
Various sensory stimuli were applied to the hind limb of anaesthetized
animal and the elicited ENG signals were recorded using the developed em-
bedded system (Fig. 2.20). In Fig. 2.21, the real time acquisition on the pc
of the signal coming from the PNS of the rat can be observed.
In Fig. 2.22 it is shown the big diﬀerence, in terms of dimensions, between
the typical laboratory instrumentation and the proposed PCB.
Recording capabilities
The neural activity was recorded from each electrode’s active site, both in
response to mechanical stimuli applied on the animals hindpaw and distal
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Figure 2.20: Photograph of the rat connected to our board
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Figure 2.21: Photograph of the PC while acquiring the signal from the rat PNS
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Figure 2.22: Experimental setup: the proposed board and the cumbersome lab-
oratory equipment
electrical stimulation. A good sensitivity to the application of tactile stimuli
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on the rat’s hindpaw by touching the plantar skin with a special instrument
used to produce a controllable sensation of touch (the Von Frey ﬁlament) has
been observed for R4 channel as depicted in Fig. 2.23.
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Figure 2.23: Input-referred response recorded from a tf-LIFE during mechanical
stimulation of rats hindpaw by means of Von Fray ﬁlaments
It can be observed as the noise ﬂoor is 5:6Vpp, corresponding to a root
mean square (rms) value of 0:83V , the recording unit is therefore capable
to detect microvolt-level neural signals. The rms value has been calculated
according to Equation (2.3), where N = 77200 noise samples have been
extracted from the data displayed in Fig. 2.23.
xrms =
r
x21 + x
2
2 +   + x2n
N
(2.3)
The neural patterns show amplitudes around 10Vpp; such low values, even
if not common, have been detected by other authors [7]. In Fig. 2.24 the
spectrum of the signals displayed in Fig. 2.23 is reported, it can be observed
that the most signiﬁcant contributes are close to 1kHz.
To further test the acquisition circuitry, electrical stimulation of aﬀerent
peripheral nerves has been performed by means of a micrographic stimulation
needle inserted in the rat hind paw and connected to Grass stimulation unit.
The recording site was 5cm distal to the stimulating needle which generated
graded electrical potentials (from 0V to 10V ), assuring current values lower
than 10mA. The total duration of the stimulus was 100s with a pulse
repetition frequency of 1Hz. The aﬀerent response recorded by means of
the tf-LIFE electrode and elaborated by the presented circuit is shown in
Fig. 2.25.
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Figure 2.24: Power spectral density of the recorded pattern of Fig. 2.23
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Figure 2.25: Neural response recorded from tf-LIFE during graded aﬀerent elec-
trical stimulation
Fig. 2.26 highlights the response evoked by a single stimulation impulse.
The ﬁrst peak of the waveform is the stimulation artifact while the second
peak should correspond to the Compound Action Potential (CAP). For an
estimated propagation speed of 42m=s (it may vary depending on many
factors) the 5cm distance should produce a delay of around 1:2ms between
the two peaks. Such delay is about 10 times larger than the sampling period,
thus it is detectable by the system. The curve of Fig. 2.26 is coherent with
such theoretical value.
The results of this experiment, anyhow, should be analyzed more in de-
tail since the peaks in Fig. 2.25 may also have a diﬀerent origin. Actually,
when passing through the high-order band-pass ﬁlter, the stimulation arti-
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Figure 2.26: Recorded compound nerve action potential response to aﬀerent elec-
trical stimulation
fact may generate an impulse response with a ringing eﬀect similar to that
shown in Fig. 2.26. In order to be sure to distinguish a CAP signal from
the natural ringing of the ﬁlter, we measured the impulse response of the
device directly applying an external stimulation of the same amplitude and
width of that applied during the in-vivo experiments. An example of such
impulse response is shown in Fig. 2.27, where it is compared with the cor-
responding in-vivo experimental recordings. The ﬁgure shows that the two
waveforms have diﬀerent shapes and ringing frequencies. We must conclude
that the measured waveform is the superposition of the actual CAP signal
and the natural ringing of the ﬁlter. The actual CAP signal, anyway, can be
reconstructed simply subtracting the measured impulse responses from the
experimental recordings (the result is shown in Fig. 2.27).
We repeated this operation for a number of diﬀerent recordings, changing
the stimulus amplitude and the recording electrode. Measuring the delay
between the stimulation artifact and the ﬁrst peak we estimated, considering
a nerve propagation speed of 42m=s, the distance between the stimulation
needle and the tf-LIFE electrode. In Table 2.6, we report the estimated
distances for each electrode, averaged over measures repetead for diﬀerent
stimulus amplitudes. In all the trials, the signal obtained calculating the
diﬀerence between the in-vivo results and the ringing leads to a calculated
distance more consistent with the expected results of about 5cm, conﬁrming
that the ringing is partially masking a CAP.
The reason of the graded nerve response of Fig. 2.25 is quite simple.
The nerve is composed of many ﬁbres of diﬀerent diameters and conduction
velocity. At lowest stimulus strengths, the ﬁbres closest to the recording site
with largest diameter start responding. Then, as the stimulus intensity is
gradually increased, more ﬁbres are recruited giving rise to a higher response.
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Figure 2.27: In vivo recorded data vs. ampliﬁer ringing
Channel D1 [cm] D2 [cm] D3 [cm]
L1 3.7 2.5 4
L2 4.1 2.4 4.2
L3 3.2 2.5 3.7
L4 2.6 2.3 3
R1 3.3 2.8 3.4
R2 3.9 2.4 4.1
R3 2.9 2.4 3.9
R4 2.4 2.1 3.2
AVERAGE 3.2 2.4 3.7
Table 2.6: Estimated distances between the recording and the stimulation site.
D1: distance calculated directly from in-vivo measurements. D2: dis-
tance calculated from the ﬁlter impulse response. D3: distance calcu-
lated from the reconstructed CAP obtained as the diﬀerence between
the in-vivo measurement and the impulse response
Finally, at maximal stimulus strength, every axon in the nerve is involved
and no further increase in the response can be achieved. This phenomenon
is conﬁrmed by the saturation in the curve, showing the maximum value of
each CAP peak (Fig. 2.28).
As a further conﬁrmation that what is observed in Fig. 2.25 is the CAP
response, this saturation phenomenon does not happen for the measured
2.4 Experimental results 71
1 2 3 4 5 6 7 8 9 10
0
5
10
15
20
Input Voltage (V)
CA
P 
pe
ak
 (µ
V)
Figure 2.28: Maximum value of each CAP peak
impulse response of the ﬁlter, at least until the dynamic range of the ampliﬁer
is reached.
Stimulation capabilities
The stimulation capabilities of the embedded system have been validated by
means of selective stimulation of eﬀerent ﬁbres. The evoked muscle response
was recorded in the plantar muscle of the rat using a PowerLab system by
ADInstruments for data acquisition. The stimulus was delivered individually
selecting the electrode sites of the implanted tf-LIFE. In Fig. 2.29, the EMG
response evoked by 2 bi-phasic pulses of amplitude 200A and width 10s
is shown. Muscular activity appears approximately 2:5ms after the stimulus
artifact.
0 0.02 0.04 0.06 0.08 0.1 0.12 0.14 0.16
−1
−0.5
0
0.5
1
1.5
2
2.5
Time (s)
Am
pl
itu
de
 (m
V)
EMG
response
Neural
Stimulation
Artifact
Figure 2.29: EMG recording from the plantar muscle evoked by the developed
stimulation circuitry
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Amplitude programmability of stimulation pulses is evident in Fig. 2.30,
where EMG response to graded neural eﬀerent stimulus is reported. Slight
muscle twitches in the hind paw of the rat have also been observed during
the experiments.
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Figure 2.30: EMG response evoked by graded stimulation currents
Due to time reasons it has not been possible to perform a complete and
clear in vivo tests using the electrode impedance measurements. The few
trials done exhibit a saturated signal, evidence of an impedance higher than
expected. In any case, we reserve to do more tests and a deeper analysis
regarding the impedance evaluation in future experiments.
2.5 Results discussion
In all the applications in which the signals to be acquired are weak biological
voltages or currents, the use of special techniques for low noise and low power
design is mandatory. Therefore, the choices made during the design phase
have been addressed to reduce these problems. The whole system has been
implemented in two distinct PCBs, one for the analog part and one for the
digital part in order to preserve the critical analog paths from digital inter-
ferences and from power supply noise. The fully diﬀerential conﬁguration
helps to eliminate all the common mode noise sources. Moreover, it allows
doubling the output dynamic range making possible voltage supply reduc-
tion. The thermal noise has been reduced minimizing the resistor value in the
ﬁlter feedback network, obtaining a simulated IRN of 268nVrms in the band-
width (600Hz   3:6kHz). Environmental noise has been minimized paying
a careful attention in the PCB layout, making the connection lengths among
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diﬀerent modules as short as possible, especially tracks carrying the neural
signals directly coming from the electrodes. Since the EMG interferences
are the most worrying noise contributes, in order to avoid the neural signal
corruption, an 8th order high pass ﬁlter with a 160dB=dec roll oﬀ factor has
been chosen. A blanking technique has also been adopted, by this way it is
possible to switch from the stimulation mode to the recording mode avoiding
the recovery time of the ﬁlter. The power consumption has been reduced
as possible (given the use of a COTS approach) but the main aim remained
minimization of total noise so not all power reduction techniques could be
used. A single supply architecture was adopted extracting a 3V supply volt-
age with a linear regulation (MAX1589) of a 3:7V battery supply. A signal
ground of 1:5V (with respect to battery ground) was obtained from another
linear regulator (MAX1792). The signal ground obtained in this way proved
to be very clean since no current is drawn from the wire. This approach al-
lowed to avoid the use of step-up converters that would be needed in a dual
supply architecture, thus avoiding the related high-frequency noise.
The total power consumption was evaluated during electrical tests by
measuring the current drawn from the battery. Static power, including both
the analog and the digital part, is lower than 1W . About 35% of total
power is dissipated by the analog module. The 86% of the analog board
power consumption is due to the recording module which contains 7 low-noise
operational ampliﬁers not speciﬁcally addressed at low-power operations.
The device could be used for several hours and the battery was recharged
only during the breaks of the experimental session. This is compatible with
the use in clinical trials that cannot last, not to fatigue the patient, more
than a few consecutive hours.
The electrical and in-vivo tests conﬁrm that the level of noise and inter-
ferences in the circuit is low enough to detect neural spontaneous signals in
the order of magnitude of a few microvolts. The IRN is one of the lowest
for a COTS device. The overall gain of the front-end signal path is suit-
able and allows adapting the output signal level to the dynamic range of the
ADC without saturation eﬀects. The absence of EMG interferences has been
conﬁrmed by tests with pre-recorded neural signals (Fig. 2.13).
From the stimulation point of view, we demonstrated the capability of
generating muscular twitches and the related electromyographic signals by
injecting bi-phasic current pulses. Even if many other stimulation shapes
have been investigated [8], the bi-phasic waveforms seem to be the best ones.
As a matter of fact, monophasic stimulation leads to charge accumulation
at the electrode-tissue interface and can cause tissue damages whereas bi-
phasic stimulation ensures charge balancing thus preventing such problems
[9]. Anyhow, the stimulation parameters are fully programmable and easily
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reconﬁgurable by the user to meet changing requirements in real-time by
means of a GUI. If needed, the ﬁrmware can be simply modiﬁed allowing
generation of other kinds of stimuli.
A possible improvement is the implementation of parallel acquisition of
all the 8 channels of the tf-LIFE. This requires replication of the analog front-
end module made-up by the ﬁlter and the programmable ampliﬁer. The esti-
mated area for a board containing 8 parallel channels is around 15cm15cm
which corresponds to an increase of 161% of the present area. The increase
is so small (around 2.5x) since the A/D conversion, the stimulation unit and
the digital board would stay the same while replication of the input chan-
nels would allow to remove the bulky analog multiplexers. The drawback, of
course, is an increase of power consumption which we estimate would reach
2:7W . Another useful improvement is further miniaturization of the system,
that would be possible removing the self-test structures and the multiplexers
required to implement the diﬀerent operating modes. For what concerns the
recording unit, the selectivity of the ﬁlter is important to reduce interfer-
ences but has the drawback of generating an impulse response with a large
ringing eﬀect, thus a proper trade-oﬀ should be envisaged. Looking at the
spectral ﬁngerprint of the acquired signals, it seems reasonable that the or-
der of the high-pass ﬁlter could be reduced without aﬀecting too much the
recording capabilities and without picking up too many interferences. The
eﬀective resolution of 15 bits is enough to distinguish the neural signals from
the noise ﬂoor. On the stimulation side, we proved that it is possible to evoke
muscle responses even with stimuli of tens of microamperes; with animal ex-
periments, what remains unanswered is the possibility of evoking sensorial
feedback with such levels of currents. Finally, in view of the realization of a
portable neuroprosthetic device, given the power consumption and size of the
present board, the natural evolution seems to be the integration of recording
and stimulation circuitry on a single integrated circuit. The results presented
in this chapter have also been published in [10–13]
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Chapter 3
An Integrated Circuit for neural
signal acquisition
In this chapter the design of an IC circuit for the recording module is de-
scribed. After the design speciﬁcation deﬁnition, the system design is pre-
sented. It has been developed on two diﬀerent levels: a high level behavioral
model for a rapid evaluation of the speciﬁcation meeting and a transistor
model for a slower but more accurate analysis. Finally the simulation results
are presented and discussed.
3.1 Design Speciﬁcations
In the speciﬁcation deﬁnition of the IC design we have taken into considera-
tion the results of the developed COTS system. In particular, the problems
with the ﬁlter ringing described in previous Chapter, have driven us toward
an implementation characterized by a lower selective ﬁlter in the analog do-
main. This fact implies a worse rejection of the EMG noise, the huge inter-
ferences will be however completely eliminated after the digital conversion,
by ﬁltering the signal in the digital domain. In this implementation we pro-
pose, in fact, to keep the analog part as simple as possible and to move all the
complexity on the digital domain. It is then necessary to decrease the gain of
the analog ﬁlter in order to avoid the ampliﬁer saturation; reasonable values
for the gain are in a range from a minimum of 46dB to a maximum of 66dB.
The converter resolution requirements have also been changed, a 10 bit ADC,
with a Vref = 1V is enough to obtain an LSB=1:95mV which considering
the maximum ﬁlter gain of 2000V=V results in a 977nV resolution referred
to the input, which is lower than the noise ﬂoor of about 2V . Moreover, the
ﬁlter bandwidth has been widen in order to investigate whether there is or
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not neural content even at frequencies higher than 3kHz. The speciﬁcations
for recording module of the IC design are summarized in Table 3.1.
Fixed Gain 46dB
Variable Gain 20dB
HPF order 1th
HPF frequency 800Hz
LPF order 1th
LPF frequency 8kHz
ADC resolution 10 bit
IRN < 2V
Table 3.1: Recording module speciﬁcations
3.2 System architecture
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Figure 3.1: Block diagram of the recording and stimulation system
The block diagram in Fig. 3.1 shows the system architecture which is
composed by two main blocks: the analog front-end and the digital process-
ing unit. The front-end module works in a bidirectional way, it implements
basic signal conditioning on the incoming neural signal (in recording mode)
and provides current pulses on the feedback path (in stimulation mode). The
signal is, thus, ﬁltered and ampliﬁed by the pre-ﬁltering/pre-ampliﬁer block
as close as possible to the recording site. In this way, the noise due to long
cables and connection paths can be avoided. The conditioned signal is then
converted into a 1-bit digital stream by the delta-sigma modulator and sent
to the digital module for decimation and further processing. One of such
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signal streams is needed for each input channel if the device is connected to
a multichannel electrode. The digital module is hosted on an external board;
it implements the decimation block of the sigma-delta converter altogether
with the highly selective bandpass ﬁlter. The digital module is also respon-
sible for the generation of digital programmable stimulation waveforms and
for the management of the communication between the artiﬁcial limb and
the electrodes. The digital unit will be implemented on programmable logic
(FPGA), hosted on the robotic limb. A further advantage of such approach,
is the possibility of changing the selectivity of the ﬁlter on the ﬂy by adjust-
ing the digital parameters. Considering the stimulation direction, digitally
programmed current pulses will be created by the FPGA and sent to the
Current DAC in the analog board to generate current patterns to be injected
into the electrode.
The work presented in this Chapter is a part of the whole architecture de-
sign and concerns only the development of the analog recording unit, namely
the band pass ﬁlter and the delta sigma modulator. The recording mod-
ule design has been carried out parallel on two diﬀerent levels: a behavioral
model developed in Simulink and a circuital design in cadence environment.
The ﬁrst model is needed to provide a ﬁrst rapid check on the system behav-
ior and to translate the speciﬁcation of the whole system in the requirement
that each single block must have, while for the physical realization of the
device the transistor level simulation is mandatory. All the ampliﬁcation
chain has been designed using a fully diﬀerential topology, this approach in
fact is the more suitable in a low noise design because helps in reducing the
eﬀect of the common mode noise sources in the circuit. Filter and modulator
have been designed using a discrete time approach with switched capacitor
circuits. This choice allows to reach a better precision in the ﬁlter cut-oﬀ
frequency realization compared to the continuous time approach.
3.3 Behavioral model design
The introduction of a behavioral model is particularly useful in systems,
like the proposed one, including sigma delta modulators and discrete time
circuits. At a transistor level in fact, it is still possible to evaluate the fre-
quency response for switched capacitor circuits using periodic analysis, but
sigma delta modulators exhibit a non linear and non-periodic behavior and
this makes it impossible to perform any analysis in the frequency domain
(i.e. AC, noise etc). Transient simulations are then the only possible way
to evaluate the sigma delta performances. The results are excellent but they
are really time consuming, especially if, as in this case, also transient noise
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analysis is required. The behavioral model allows to overcome these diﬃ-
culties because describes reliably the circuit behavior using lower simulation
time.
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Figure 3.2: The Simulink schematic for the ideal behavioral model
The core of the behavioral model is composed by the high pass and low
pass transfer function for the ﬁlter and by the integrators with weighted digi-
tal feedback for the sigma delta modulator. As it is shown in Fig. 3.2, the sig-
nal chain has been modeled using a fully diﬀerential approach. Even though
the signal transfer function remains unchanged with respect to the single
ended version, the double path is useful in view of non-ideal eﬀect inclusion.
In this way indeed it is possible to take into account the eﬀect of capacitance
mismatch generating mismatched coeﬃcients for the two branches.
3.3.1 Filter behavioral model
The high pass and low pass ﬁlter transfer functions in the frequency domain
(Equation (3.1) and Equation (3.2)) can be easily determined once that cut-
oﬀ frequencies have been deﬁned.
TFhp(s) =
hps
hps+ 1
(3.1) TFlp(s) =
1
lps+ 1
(3.2)
where hp = 1=2fhp and lp = 1=2flp are respectively the high pass
and the low pass time constants. The equivalent expressions for the discrete
time domain can be obtained using the bilinear transform (or AKA Tustin’s
Method) based on the equivalence of Equation (3.3)
s  2
T
 z   1
z + 1
(3.3)
the resulting transfer function are reported in Equation (3.4) and Equation
(3.5).
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TFhp(z) =
2hp   2hpz 1
(2hp + T )  (2hp   T )z 1 (3.4)
TFlp(z) =
T + Tz 1
(2lp + T )  (2lp   T )z 1 (3.5)
Where T is the sample period (in our case T = 488:28125ns) and hp =
1=2800, lp = 1=28000 are the ﬁlter time constants.
To this ideal model, several non-idealities sources have been added in
order to make the simulation results as similar as possible to the real circuit
behavior. First the transfer function has been inserted in a closed loop in
order to take into account of ﬁnite gain, slew rate and saturation limitations
(Fig. 3.3).
 
Figure 3.3: The Simulink schematic for the ﬁlter transfer functions including sat-
uration, ﬁnite gain and slew rate eﬀects
The closed loop transfer function is then expressed by Equation (3.6),
where TF (z) is the ﬁlter transfer function of Equations (3.1) and (3.2) and
A is the ﬁnite gain of the open loop ampliﬁer.
TFCL(z) =
TF (z)
1 + TF (z)
A
(3.6)
The slew rate limitation has been introduced exploiting a Matlab function
taken from the "SD Matlab toolbox", available online (www.mathworks.com)
[1]. The ﬁlter gain has also been introduced in the diﬀerential paths with the
parameters LP_a; LP_b and HP_a;HP_b.
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3.3.2 Delta Sigma modulator behavioral model
The delta sigma model is a modiﬁcation of what presented in [1] and [2]
which take into consideration saturation, slew rate, ﬁnite gain and bandwidth
limitations. The coeﬃcients of Fig. 3.2 are summarized in Table 3.2 and were
chosen using the Schreier Toolbox [3] for a third order single loop with a 18-
bits target resolution. The oversampling ratio that allows to reach the target
resolution is OSR = 128 that, considering a signal band of 8kHz results in
a sampling frequency fs = 2:048MHz.
Coeﬃcient Value
a1 0:05
a2 0:3
a3 0:8
Coeﬃcient Value
b1 0:05
c1 1
c2 1
Table 3.2: Sigma delta modulator: coeﬃcients
The single integrator schematic is represented in Fig. 3.4, and, with
respect to the original model, was transformed in a fully diﬀerential architec-
ture in order to make it more similar to the actual transistor implementation.
The slew rate and the saturation blocks are the same used for the ﬁlter de-
scription, while the alfa parameter is given by alfa = (A  1)=(A) where A
is the ﬁnite opamp gain.
3.3.3 Noise sources behavioral models
Several noise sources have been modeled in order to make the system as sim-
ilar as possible to the transistor level system implementation. KT=C noise,
thermal noise of the ampliﬁer, switches non-idealities and clock jitter eﬀects
have been included, part of them are the same proposed in [1, 2], others as
clock jitter and switch non idealities have been modiﬁed considering the fully
diﬀerential approach. The mismatch eﬀects were also taken into considera-
tion: the coeﬃcients in fact have been generated as ratios of capacitances,
whose values have been obtained summing N base capacitance according to
the ﬁnal layout realization. Each value is extracted randomly from a normal
distribution within a 6 range around the nominal value. In each branch, in-
dependent random values have been used, granting the inclusion of mismatch
eﬀects in the model.
In the following a brief explanation of each non-ideality model is pre-
sented:
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Figure 3.4: The Simulink schematic for the integrator including saturation, ﬁnite
gain and slew rate eﬀects
• Opamp thermal noise. The thermal noise of the ampliﬁer has been
modeled as a simulink block in which a normalized random signal is
multiplied by the thermal IRN of the ampliﬁer. From Fig. 3.5 it can
be observed that a constant (equal to the integrator gain) multiplies
the result; in this way we take into account that the input noise is
subjected to the same ampliﬁcation factor of the input signal.
 
Figure 3.5: The Simulink schematic for the thermal noise block
• KT=C. This noise source is particularly important in switched capac-
itor circuits. The switches are typically implemented with MOS tran-
sistor and KT/C noise is due to the integration of the thermal noise of
the switch. It is generated every time that a MOS is connected in series
with a capacitance [4]. As shown in Fig. 3.6, it has been modeled as a
random value multiplied by the noise expression calculated in eq. 3.7.
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Figure 3.6: The Simulink schematic for the KT=C block
Vn;rms =
s
kT
Cf ·G
(3.7)
Where k is the Boltzmann’s constant, T is the absolute temperature,
Cf is the feedback capacitor of the integrator and G is integrator gain.
 
Figure 3.7: Integrator schematic for the KT/C noise calculation
Looking at Fig. 3.7 and considering that the gain is G = C=Cf , the
expression of Equation (3.7) can be reduced to the classical KT=C
form. The resulting noise is summed to the input signal and boosted
to the output value with the multiplication by the integrator gain.
• Switch noise. The switch contribution to noise is mainly due to two
diﬀerent phenomena called charge injection and clockfeedthrough [5].
The charge injection is caused by the charge of the transistor channel.
In fact, when the switch turns oﬀ this charge is partially moved into the
capacitance connected to the switch, the presence of this extra-charge
causes an error in the coeﬃcient generation. The amount of charge in
a triode NMOS switch is given by Equation (3.8) [5].
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Qch =  WLCoxVeff (3.8)
 
Figure 3.8: Charge injection due to switch
Thus, considering the simple circuit in Fig. 3.8, when the transmission
gate switch is turned oﬀ, roughly half of the channel charge is injected
into C (Equation (3.9))
Q =  1
2
WnLnCox(VDD Vin Vtn)+ 1
2
WpLPCox(Vin VSS jVtpj) (3.9)
resulting in an error on Vout given by Equation (3.10)
V =   1
2C
[WnLn(VDD Vtn)+WpLp(VSS+jVtp)j]+1
2
Cox
C
[WnLn+WpLP ]Vin
(3.10)
The clock feedthrough is a phenomena due to the parasitic overlap
capacitance between gate and source. This capacitance in fact is cou-
pled to the main capacitor and causes an error on the output voltage
calculated by Equation (3.11).
V =  (Covn   Covp)VDD (3.11)
In Fig. 3.9, the Simulink model for switch non idealities is reported.
It should be noted that the most worrying contribution is given by the
input dependent term of charge injection that causes signal distortion.
• Clock Jitter: The error introduced by clock jitter is due to the ﬁnite
slope of the clock edges. As shown in Fig. 3.10, where a simple sample
and hold circuit is depicted, the source of the NMOS is connected to the
input voltage while at the gate is applied the clock signal. The NMOS
86 An Integrated Circuit for neural signal acquisition
 
1
Y
-0.5*Cox*(Wn*Ln*(Vdd-Vthn)+Wp*Lp*(Vss+Vthp))/C
(CovP-CovN)*Vdd/C
0.5*Cox*(Wn*Ln+Wp*Lp)/C
Zero-Order
Hold2
Zero-Order
Hold1
Zero-Order
Hold
Sum1
Random
Number2
Random
Number1
Random
Number
Product
1
IN
Figure 3.9: Simulink model for the switches non-idealities
is ON when the condition Vgs > Vth is veriﬁed, which, in our case can be
rewritten as Vck > Vin+ Vth. From Fig. 3.11 it is evident that the time
instants (t+ and t ) in which Vg > VinP + Vth and Vg > VinM + Vth is
diﬀerent from the ideal sampling time (t0) and this causes the V+ and
V  errors in the sampled signals (actual samples are marked in green
in the picture). The graphic shows a fully diﬀerential signal, as it can
be observed, the error sign is the same in both cases, and, if the clock
slope is high enough compared to the signal frequency, also the two
amplitudes are quite similar, thus the error can be seen as a common
mode noise and can be rejected taking the diﬀerential output [6, 7].
 
Figure 3.10: Sample and hold circuit
According to what reported in [1], considering a single ended system,
the error in a sinusoidal signal x(t) due to the time error  can be
modeled as:
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Figure 3.11: Error in signal sampling due to clock jitter
x(t+ )  x(t) =  d
dt
x(t) (3.12)
As explained, in a fully diﬀerential conﬁguration it is particularly im-
portant to consider the correct error sign for a proper common mode
noise rejection. Since this sign depends both on the rise direction (i.e.
on the signal derivative) and on the jitter time sign, in the simulink
model of Fig. 3.12 we added to the model proposed by Malcovati et
al. [1] a part that takes into account whether the actual sample is taken
before or after the ideal sample (i.e if the instantaneous value of Vin+Vth
is positive or negative).
In Fig. 3.13 the complete block diagram including all noise sources is
reported, note that non-idealities blocks are concentrated mainly on ﬁrst
stages. The gain introduced in fact makes less critical the noise inﬂuence on
the following stages and its eﬀect can be neglected.
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Figure 3.12: Simulink model for the clock jitter eﬀect
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3.4 Transistor level circuitry design
The transistor level circuit was designed in a 0:35m CMOS process from
AMS (Austriamicrosystems) with double-poly capacitors, 3:3V power supply
and 4 metal layers. Area, power and noise constraints are particularly com-
pelling since the chip must be integrated with the electrode and implanted in
the patient stump, our main aim is then to ﬁnd a good compromise among
these requirements.
3.4.1 Bandpass Filter design
Fig. 3.14 shows the pre-ampliﬁer/pre-ﬁltering block that was implemented
with a ﬁrst order Switched Capacitor (SC) ﬁlter. The bandpass ﬁlter was
realized cascading a highpass ﬁlter with a lowpass ﬁlter; the highpass is used
as ﬁrst stage in order to start rejecting the EMG interferences as close as
possible to the electrode, before any ampliﬁcation.
 
HPF LPF 
Figure 3.14: Bandpass ﬁlter
The ﬁlter speciﬁcations required a bandwidth between 800Hz and 8kHz
and a minimum gain of 200V=V . These parameters can be achieved choosing
proper values for capacitances and clock frequency according to the expres-
sions of Table 3.3.
The gain value has been determined in order to maximize the ampliﬁ-
cation at neural frequencies avoiding the risk of ampliﬁer saturation due to
the high amplitude of EMG interferences. According to what reported in
literature in fact, the EMG amplitude can reach, at 100Hz up to 50mV [8],
since the maximum signal swing allowed is 2V (due to sigma delta reference
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HPF LPF
Gain C1
C3
C1
C2
cut oﬀ freq. fsC3
2C2
fsC3
2C2
Table 3.3: Equations for ﬁlter gain and cut-oﬀ frequency
voltage), the maximum acceptable gain at 100Hz is 100V=V , resulting in a
200V=V gain in the neural bandwidth.
C Value [pF]
C1hp1;2 70
C2hp1;2 17
C3hp1;2 0.06
C Value [pF]
C1lp1;2 3.3
C2lp1;2 2.7
C3lp1;2 0.05
Table 3.4: Filter Capacitance values
In Table 3.4 the capacitance values used in the minimum gain conﬁgu-
ration are summarized. Since the reported value for the EMG interference
is assessed in worst case conditions, a higher gain can be useful in order to
increase further the neural signal level and to achieve a better resolution in
normal case conditions. Hence, a programmable gain has been introduced, it
is possible to modify the gain with 256 diﬀerent levels reaching a maximum
of 66dB. For this purpose a switch network connects a rank of capacitors to
the main components C1hp and C1lp, 8bit are used to conﬁgure this network,
2 bits for the HPF, bringing the maximum C1hp value to 140pF and 6 bits
for the LPF are used to increase the C1lp capacitance value up to 34:8pF .
In Fig.3.15, the part of schematic regarding the ﬁlter programmability is re-
ported, C1hp and C1lp values are respectively 70pF and 3:3pF (as indicated
in Tables 3.4) while Cvarhp = 17:5pF and Cvarlp = 500fF . All reported
values have been realized using multiples of the minimum capacitance used
in the stage (i.e. 60fF for the HPF and 50fF for the LPF )
A simple cascade symmetrical OTA (Fig. 3.16) was chosen for the oper-
ational ampliﬁer implementation and it was carefully dimensioned in order
to minimize the input referred noise. Flicker noise is one of the major con-
cerns, given the low frequencies of the neural signal, thus a p-type diﬀerential
pair with large area was adopted to minimize this contribute [4]. Thermal
noise was addressed using a large gm for the diﬀerential pair and reducing
92 An Integrated Circuit for neural signal acquisition
  
b0_hp 
nb0_hp 
b0_hp 
nb0_hp 
b1_hp 
nb1_hp 
b1_hp 
nb1_hp 
b0_lp 
nb0_lp 
b0_lp 
nb0_lp 
b1_lp 
nb1_lp 
b1_lp 
nb1_lp 
b2_lp 
nb2_lp 
b2_lp 
nb2_lp 
b3_lp 
nb3_lp 
b3_lp 
nb3_lp 
b4_lp 
nb4_lp 
b4_lp 
nb4_lp 
b5_lp 
nb5_lp 
b5_lp 
nb5_lp 
Highpass filter programmability 
Lowpass filter programmability 
Figure 3.15: Circuitry design of ﬂter programmability
the gm of the output branch transistor [9] according to the formula 3.13. As
explained in Chapter 1, this result has been achieved by putting the diﬀer-
ential pair in the weak inversion region and the current mirror transistors in
strong inversion.
vn;th =
16kT
3gm1

1 +
gm6
gm1
+
gm8
gm1

(3.13)
where k is the Boltzmann constant, T the absolute temperature and gmx the
transconductance of transistor x. In Table 3.5, all sizes are reported, all tran-
sistors were biased with a 12:5A current using the lower gain conﬁguration,
when the gain rises also the current can be increased proportionally in order
to meet the GBW requirements. A passive SC common mode feedback block
was used for power saving (Fig. 3.17), 4pF capacitance have been chosen in
order to have a refresh time suﬃciently long, this value also helps to have
better performances in terms of stability.
3.4.2 Modulator circuitry design
The block diagram described in Section 3.3 was mapped into a transistor
level design using a SC circuit. The main components are the discrete time
integrators shown in Fig. 3.18 (ﬁrst stage) and Fig. 3.19 (second and third
stages). It can be observed that all the feedback paths have been realized
driving a switch with the quantizer output and connecting the corresponding
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Figure 3.16: Symmetrical OTA
W
L
[m
m
]
M1;2
400
2
M3;4;5;6
4
8
W
L
[m
m
]
M7;8
64
21
M9
128
21
Table 3.5: Dimensions of the OTA used in the ﬁlter
 
Figure 3.17: Common Mode Feedback schematic
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capacitor to the reference voltages Vref  = Vdd=2  1 and Vref+ = Vdd=2 + 1.
Since the a and b coeﬃcients are equals, in the ﬁrst stage the same capacitor
was shared for the two paths while in the second and third stage two diﬀerent
capacitors were used in order to implement coeﬃcients a and c.
 
Figure 3.18: Sigma-delta modulator: ﬁrst integrator schematic
 
Figure 3.19: Sigma-delta modulator: second and third integrator schematic
In Table 3.6, all the values used for the capacitors are reported, each
coeﬃcient of Table 3.2 can be obtained by capacitance ratios using the re-
lationship x = Cx=Cf . A simple symmetrical OTA was used to realize the
operational ampliﬁer (the same topology reported in Fig. 3.16 for the ﬁlter
OTA has been used), it has been sized in order to meet the speciﬁcations
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determined with the behavioral simulation (in terms of DC gain, GBW, dy-
namic range and slew rate) the transistor sizes are reported in Table 3.7.
The single bit quantizer has been designed with the track and latch circuit
shown in Fig. 3.20.
C Value [pF]
Cab;1st 0:4
Cf;1st 8
Ca;2st 2:4
Cc;2st 8
C Value [pF]
Cf;2st 8
Ca;3st 6:4
Cc;3st 8
Cf;3st 8
Table 3.6: Sigma-Delta modulator: capacitance values
W
L
[m
m
]
M1;2
107
11
M3;4
1
1
W
L
[m
m
]
M5;6
10
1
M7;8
15
5
Table 3.7: Dimensions of the OTA used in the modulator
 
Figure 3.20: 1-bit quantizer circuital implementation
In Fig. 3.21 a global view of the modulator schematic with the cascade
of the three integrators is depicted.
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3.5 Experimental results
In this Section, the simulation results are shown: ﬁrst the results obtained
by means of behavioral simulation are discussed, then those achieved with
the transistor model developed are presented.
3.5.1 Behavioral simulation results
The possibility to perform behavioral simulations is particularly useful be-
cause, as already stated, allows to avoid the long transistor level simulations
in ﬁrst steps of design and to deﬁne the speciﬁcations for each base block.
High level simulations have been helpful to deﬁne the ampliﬁer parameters:
DC gain, GBW, IRN, slew rate and also to determine which are the minimum
capacitance dimensions that allow to achieve a noise level below the desired
threshold. The transistor level design has been guided by the speciﬁcations
obtained in this design phase which are summarized in Table 3.8. The results
presented in this section have all been calculated using these parameters.
Filter OTA
DC gain 67:7dB
GBW 7:8MHz
noise 1:7Vrms
slew rate 50V=s
Modulator OTA
DC gain 56dB
GBW 11MHz
noise 15Vrms
slew rate 50V=s
Table 3.8: OTA parameters used in simulink simulations
The bandpass ﬁlter has been tested setting as input sinusoidal signals
at diﬀerent frequencies, the frequency response obtained is reported in Fig.
3.22, the gain obtained, 47:5dB, is slightly higher than expected but still
acceptable as a good compromise between minimal neural ampliﬁcation and
saturation avoidance. The 3dB cut oﬀ frequencies are 800Hz and 8kHz as
predicted by the ﬁlter transfer functions.
The ideal Power Spectral Density (PSD) of the modulator is shown in Fig.
3.23, the plot has been obtained using only the cascade of the three ideal
integrators, without taking into account non-ideality eﬀects. The results
show as, with an input at 2:7kHz with a 0:5V amplitude, the modulator
grants to achieve a SNR = 98dB corresponding to an ENOB of 16 bit.
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Figure 3.22: Bode diagram obtained with simulink model
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Figure 3.23: Sigma delta modulator: power spectral density of the ideal model
PSD results obtained simulating all the recording chain (ﬁlter + modu-
lator) and that include also all the noise sources show a deep degradation
in terms of resolution, leading to a SNR = 56dB corresponding to a 9 bit
converter resolution. The plot has been obtained using a ﬁlter input with an
amplitude of 2mV at 2:7kHz. The main contribute is due to the switches
non-idealities, it should be clear that in any case this is a worst case estima-
tion (for instance half of the MOS channel charge is supposed to be injected
into the capacitance) and that in real implementation we expect to have
better noise performances.
Fig. 3.25 represents the system response in terms of SNR to the changes
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Figure 3.24: Sigma delta modulator: Power spectral density of the complete real
model
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Figure 3.25: Signal to Noise Ration variations with diﬀerent signal amplitudes
in input signal amplitude, as expected the SNR increases for increasing input
amplitudes and starts to degrade when a 2mV input amplitude is selected.
This value in fact correspond to a modulator input of 0:5V , i.e. Vref=2 and
for inputs higher than half Vref , sigma delta modulators performances drop
drastically [3]. It can be observed that the minimum detectable signal (cor-
responding to SNR = 0dB) is equal to 2V that is the noise level indicated
in Section 3.1 as target noise level.
In order to evaluate the system capability to work with real neural sig-
nals, the whole system has been tested with a pre-recording neural signal
extracted in clinical trials from the PNS of a rabbit subjected to cutaneous
aﬀerent stimulation at 50Hz and 100Hz, the resulting stream of bit have
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Figure 3.26: Sigma Delta modulator: pre-recorded neural signal processing
been ﬁltered with an ideal matlab ﬁlter that decimates the output band-pass
ﬁltering the out of band interferences. The input pattern, represented in
Fig. 3.26(a), corresponds to 3.2 seconds of recording. The input signal is
aﬀected by EMG and ECG interferences with a very large amplitude (in the
millivolts range) and a spectrum (Fig. 3.26(b)) concentrated below 300Hz.
Such interferences completely mask the underlying neural content. The sig-
nal has been processed by the delta-sigma modulator and then decimated
and band-pass ﬁltered using a digital ﬁlter in simulink environment. Fig.
3.26(c) displays the input-referred output signal and Fig. 3.26(d) its power
spectral density: the low-frequency interferences are completely removed and
the weak neural signal (in the microvolts range) is now visible, as well as its
frequency signature.
3.5.2 Transistor level simulation results
Once that a ﬁrst "operating point" has been achieved with the coarse be-
havioral simulations, more accurate analysis can be performed at transistor
level. Concerning the ﬁlter implementation, ﬁrst a circuit capable of meeting
the target speciﬁcations presented in Table 3.8 has been designed. As shown
in Fig. 3.27, the speciﬁcations have been met. For the sake of completeness,
in Table 3.9 both the low pass and high pass parameters are reported, in fact,
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having diﬀerent loads, they exhibit a slightly diﬀerent behavior in terms of
bandwidth and phase margin.
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Figure 3.27: Bode diagram of open loop high pass ﬁlter ampliﬁer
LPF OTA
DC gain 67:7dB
GBW 5MHz
noise 1:64Vrms
slew rate 54V=s
phase margin 72:8o
HPF OTA
DC gain 67:7dB
GBW 7:8MHz
noise 1:64Vrms
slew rate 54V=s
phase margin 64:1o
Table 3.9: OTA parameters resulted from transistor level simulations
The frequency response of the programmable ﬁlter is reported in Fig.
3.28, the gain ﬁlter can programmed with 256 possible values covering the
range from 45.5 dB (red curve) to 63 dB (blue curve). The ﬁlter bandwidth
has been optimized for the lower gain conﬁguration, in this case in fact the
3dB bandwidth is in the range 780Hz   8kHZ, the gain increase causes a
slight extension on the low cut oﬀ frequency that becomes fl = 680Hz. Since
we are using a ﬁrst order ﬁlter, the error is small and can be easily elimi-
nated with the high selective ﬁlter implemented with the digital decimator,
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moreover, if the EMG interferences were high enough to cause ampliﬁer sat-
uration, the gain reduction could ﬁx the problem.
100 101 102 103 104 105 106
−20
−10
0
10
20
30
40
50
60
70
Frequency (Hz)
M
ag
ni
tu
de
 (d
B)
Figure 3.28: Bode diagram of the band pass ﬁlter. Red curve, minimum gain.
Blue curve, maximum gain
The plot in Fig. 3.29 represents all the possible values for the pro-
grammable gain, the four possible ranges correspond to the four possible
combinations in the high pass ﬁlter (2 bits have been used to control the
HPF programmability Fig. 3.15), each interval is composed by 64 diﬀerent
values corresponding to 64 diﬀerent C1 values in the low pass ﬁlter circuit.
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Figure 3.29: Programmable gain values vs bit conﬁguration
The OTA used in the three integrators of the modulator has been de-
signed according to the parameters coming from the behavioral simulation
and presented in Table 3.8. In Fig. 3.30, the open loop frequency response of
the ampliﬁer is shown, the main parameters are summarized in Table 3.10.
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Figure 3.30: Bode diagram of open loop modulator ﬁlter ampliﬁer
Modulator OTA
DC gain 56dB
GBW 11:6MHz
noise 14:7Vrms
slew rate 54V=s
phase margin 81:7o
Table 3.10: Modulator OTA parameters resulted from transistor level simulations
The modulator resolution has been tested using an input signal whit a
frequency in the neural bandwidth and with an amplitude equal to half the
modulator reference voltage (higher amplitudes cause modulator saturation).
The modulator output has been saved on a data ﬁle and processed with a
Matlab function that plots the PSD and calculates the SNR with the corre-
sponding ENOB. In Fig. 3.31 the result obtained running ideal simulations
using spectre simulator in cadence environment is reported : the resolution
obtained is 16 bits, in a good agreement with what obtained with the behav-
ioral simulation and displayed in Fig. 3.23.
The performances degrade when noise is taken into account in transient
analysis. This leads to a SNR=71:2dB, that corresponds to a ENOB =
11:54bit (Fig. 3.32).
In Fig. 3.33, the PSD obtained simulating the complete ampliﬁcation
chain composed by the pre-ampliﬁer/pre-ﬁltering block and by the modulator
is reported. The signal set as ﬁlter input is 2:3mV which, considering a
200V=V gain, results in a modulator input of roughly 0:5V . As expected
the resolution is further reduced and the system exhibits a ENOB=10:22
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Figure 3.31: Ideal PSD of the modulator with a 0:5V amplitude and 2:7kHz
frequency input signal
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Figure 3.32: PSD of the modulator with a 0:5V amplitude and 2:7kHz frequency
input signal considering the noise eﬀects
bits which is in any case compliant with the speciﬁcation of 10 bit resolution
deﬁned in Section 3.1.
The modulator SNR in response to diﬀerent amplitudes of input signals
is shown in Fig. 3.34, the relation between SNR and input signal is perfectly
linear for small signals and starts to saturate for amplitudes higher than
2:3mV referred to the ﬁlter input (i.e. a modulator input greater than 0:5V
which corresponds to the half of the reference voltage). The quantization
noise ﬂoor, corresponding to the SNR=0dB is about 1:5V which is under
the level of the OTA input referred noise. The whole recording chain has
been tested setting as ﬁlter input the sum of three sines at three diﬀerent
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Figure 3.33: PSD of the ﬁlter and modulator with a 2:3mV amplitude and
2:7kHz frequency input signal considering the noise eﬀects
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Figure 3.34: SNR calculated for diﬀerent amplitudes of the ﬁlter input signals
frequencies representing the neural signal and the noise sources with realistic
amplitudes and frequencies. A 100V signal at 2:7kHz has been used to
emulate the neural signal while two components with an amplitude of 1mV
at 100Hz and 16kHz has been used as out of band interferences. The input
signal in the time and frequency domain is shown in Fig. 3.35(a) and Fig.
3.35(b). The signal has been pre-ﬁltered and pre-ampliﬁed by the analog
block before being converted in a 1bit stream by the delta sigma modulator.
The resulting signal is shown in Fig. 3.35(c) in the time domain, while the
PSD can be observed in Fig. 3.35(d): the three components are still de-
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tectable and, as expected, the 2:7kHz component has been ampliﬁed more
than the two out of band signals. The noise shaping eﬀect due to the delta
sigma modulator is also evident. In order to remove the unwanted compo-
nents, the signal has been decimated with a 32th order IIR Butterworth ﬁlter
implemented in a Xilinx Virtex 5 LX330 FPGA. The results in time and
frequency domain are reported in Fig. 3.35(e) and Fig. 3.35(f), it is evident
how the unwanted components are completely ﬁltered out and only the in
band frequency, ampliﬁed by the 45:5dB ﬁlter gain is allowed to pass.
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Figure 3.35: Recording chain response to an input composed by the sum if three
sines at 100Hz, 2:7kHz and 16kHz
Finally in Table 3.11, the main characteristics of the IC recording cir-
cuit are summarized. The device is able to detect neural signals as low as
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Recording module characteristics
Total Gain 46  66dB
Bandwidth 800Hz   8kHz
IRN 1:67Vrms
Power (1 ch.) 2:5  3:4mW
Area (1 ch.) 1:6mm2
Table 3.11: IC recording module: main parameters summary
2V , ﬁltering them in a 800Hz   8kHz bandwidth and providing a pro-
grammable gain able to boost the signals up to millivolts level for a proper
10 bits resolution digital conversion. The simulated input referred noise is
1:64Vrms achieved with a maximum 3:4mW power consumption for each
recording channel. The power consumption can be reduced, in the lower
gain conﬁguration, to 2:5mW . The area occupied by each channel is roughly
0:8mm2.
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Chapter 4
Ion channel readout interfaces
based on patch-clamp circuits
In previous sections, a deep analysis on methods and circuits for neural sig-
nals spikes recording has been presented, the approach proposed in this chap-
ter is slightly diﬀerent and it is aimed to investigate on elementary electro-
chemical variations in biological cells that make possible the spikes generation
and their propagation along the nerve. As explained in Chapter 1, the elec-
trical spikes in biological cells arise from gradients of concentration of ion
species. In the case of neural signals the major role is played by Sodium
(Na+) and Potassium (K+) ions, their movement from one side to the other
of the cell membrane generates ion currents. In the following, the system
level design of a circuit capable of detecting such ion channel currents is
presented.
4.1 Design speciﬁcations
The ion current amplitude strongly varies depending on the number of chan-
nels involved in the electro-chemical reaction, the range of interest covers
values from 1pA, for a single channel current detection, to the mA order of
magnitude for multi-channel current recording. Thus, the recording system
must be able to operate over six decades and must be characterized by a
120dB of dynamic range. Diﬀerent solutions can be implemented to address
these problems (see Chapter 1), the one proposed in this work is based on
current mode delta sigma converter. The wide 120dB dynamic range results
in a 20 bit converter resolution to which 1  2 bits of noise margin should be
added. A design based on a one range solution is possible but implies high
sampling frequency and high power consumption. It has then been chosen a
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double range approach in which a modulator with a 60dB dynamic range can
be reconﬁgured in order to operate in the two diﬀerent ranges 1pA 1nA and
1nA  1A depending on which kind of recording is required. A continuous
time sigma delta modulator has been used, for a ﬁrst coarse evaluation of
the modulator order and of the OSR needed to achieve the target resolution,
the analytic expression of Equation (4.1) can be used [1].
SNRpeak =
3
2
(2B 1)2(0:5)2(2n+1) OSR

(2n+1)
+20log
 
kq
Y
i
ks;i

(4.1)
B is the signal bandwidth (10kHz in this case), n is the modulator order,
OSR is the oversampling ratio while kq and ks;i are respectively the quantizer
gain and the continuous time modulator coeﬃcients. Several trials using
second and third order modulators have been done in order to determine
which OSR must be used to reach a 70dB dynamic range (it corresponds
to about 11 bit resolution because one bit has been added for noise margin
requirements). In Table 4.1, the coeﬃcients used for second and third order
sigma delta modulators have been reported [2, 3].
2nd order k
k1
2
3
k2
3
8
3rd order k
k1
1
4
k2
24
47
k3
47
120
Table 4.1: Scaling coeﬃcient for second and third order sigma delta modulators
In order to have a major stability safety margin, a gain halving over the
whole modulators has been implemented, for that reason the coeﬃcients of
Table 4.1 have been further scaled of a 1=
p
2 and 1= 3
p
2 factor respectively
for the second and third order modulator. In Table 4.2, the SNR results
obtained using Equation (4.1) for a second and a third order modulator with
diﬀerent OSR values are reported. The OSR that allows to achieve a 70dB
target SNR, is then in the 80 90 range for a second order modulator while
a OSR=40 50 is needed using the third order modulator. The ﬁrst solution
has the advantage to be a lower area-and-power consumption approach while
the third order modulator beneﬁt is the possibility to use a lower sampling
frequency. We have then developed simulations for both cases and postponed
the decision on the basis of noise analysis results.
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Second Order
OSR fs [MHz] SNR [dB]
60 1.2 63.2
70 1.4 66.6
80 1.6 69.5
90 1.8 72
100 2 74.3
110 2.2 76.4
Third Order
OSR fs [MHz] SNR [dB]
30 0.6 55.25
40 0.8 64
50 1 70.8
60 1.2 76.3
70 1.4 81
80 1.6 85.1
Table 4.2: SNR values at diﬀerent OSR in second and third order modulators
4.2 Simulink behavioral model
A high level behavioral model in simulink environment has been ﬁrst devel-
oped in order to evaluate the sigma delta performances, the analysis has been
done both for second (Fig. 4.1) and third order modulator (Fig. 4.2). The
integrator gains have been obtained as the product of the sampling frequency
and the scaling coeﬃcients indicated in the previous section.
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Figure 4.1: Simulink model for a second order modulator in the A  nA range
Each block diagram has been adapted for the two diﬀerent operating
ranges as it can be observed in Fig. 4.3 and Fig. 4.4. The 1=1000 gain
factor that multiplies the input signal, takes into account the reduction of
the input of three order of magnitude, to compensate this reduction, granting
the same SNR, an equivalent gain must be provided to the modulator loop.
The total gain of 1000 has been divided between the two stages (a factor of
32 for each stage), also the feedback paths must be attenuate of the same
factor to compensate the ampliﬁcation provided by the loop gain. In third
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Figure 4.2: Simulink model for a third order modulator in the A  nA range
order modulator, the gain scaling has been distributed leaving more gain
to the ﬁrst stage for noise consideration and a 32   5:7   5:7 conﬁguration
has been chosen. In fact, a higher gain in the ﬁrst stage allows to relax
the noise requirements on the following stages, because their noise is added
to an ampliﬁed signal thus its eﬀect becomes less critical and often can be
neglected.
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Figure 4.3: Simulink model for a second order modulator in the nA  pA range
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Figure 4.4: Simulink model for a third order modulator in the nA  pA range
The resulting PSDs for the second and third order are reported respec-
tively in Fig. 4.5 and Fig. 4.6 and, as summarized in Table 4.3, conﬁrm the
results obtained with hand calculations using Equation (4.1). As expected
the results, at this simulation level, are the same for both input ranges.
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Figure 4.5: PSD calculated with the simulink model of the second order modula-
tor
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Figure 4.6: PSD calculated with the simulink model of the third order modulator
2nd order 3rd order
fs 1.64 MHz 0.98 MHz
OSR 82 48.75
SNR 73.6 73.7
Table 4.3: Simulation results in simulink environment
4.3 VerilogA behavioral model
The ideal results obtained with matlab-simulink simulations have been con-
ﬁrmed with a more realistic system description using VerilogA models in
cadence environment. This solution in fact allows to insert a wide number of
parameters both in terms of operational ampliﬁer non-idealities and of noise
sources. The used verilogA library permits to introduce eﬀects due to opamp
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Opamp parameters
Avd 106(V=V ) cin 10 15(F )
Avc 0(V=V ) ricp 1012(
)
rin 1012(
) ricm 1012

rout 0:1(
) Vos 0(V )
Table 4.4: Opamp parameters in veriloga model
ﬁnite bandwidth and gain, harmonic distortion, input noise, saturation lim-
its, oﬀset voltage and oﬀset current. The parameters used in ﬁrst simulations
are reported in Table 4.4 and refer to the small signal model of Fig. 4.7 ,
any other non-ideal eﬀect can be easily added to the simulation.
 
Figure 4.7: Small signal model for the verilogA opamp
4.3.1 From voltage to current mode sigma delta modu-
lator
Typical analysis for delta sigma modulators are referred to voltage input and
voltage feedback. In our case the signal to be acquired is a current, thus
the practical sigma delta implementation must be adapted for this purpose.
The correspondence between the two model is quite simple, the voltage and
current models are reported respectively in Fig. 4.8(a) and Fig. 4.8(b).
In voltage mode R1 is determined on the basis of noise analysis to make
sure that its thermal noise is at least one order of magnitude lower than the
target LSB. Once that this value has been chosen the integrator capacitance
C1 is ﬁxed by the expression of Equation (4.2), where K1 is the scaling factor
of stage 1 and fs is the sampling frequency.
C1 =
1
K1fsR1
(4.2)
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The maximum voltage is imposed by the sigma delta reference voltage, hence
the maximum input current is consequently ﬁxed by maximum voltage and
R1 considerations. In current mode the situation is slightly diﬀerent because
the minimum value of the maximum input current is imposed by the input
current amplitude to be detected (i.e. 1A and 1nA for the two ranges),
and, since the constraint on the maximum input voltage is still true, the
equivalent R1 is ﬁxed by the eq. 4.3
R1 =
Vin;max
Iin;max
(4.3)
Actually, as shown in Fig. 4.8(b), there is not input resistance in current
mode implementation, but this ﬁctitious component is still useful to calculate
C1 and to determine the voltage controlled current source transconductance
G1 = 1=R1 that provides the feedback current.
 
(a) Voltage mode
 
(b) Current mode
Figure 4.8: Sigma delta circuits for voltage and current mode recordings
With this discussion, carried on in the case of ideal current source, we
are not considering the membrane and electrode impedances. In order to
evaluate their eﬀect, we added a series resistance to the input current sig-
nal to verify if the system performances are still the same. To model the
impedance electrode membrane with a simple resistive component is clearly
a strong simpliﬁcation useful for ﬁrst evaluations, for a more reliable anal-
ysis all components described in Chapter 1 should be added. The circuit
including also the electrode impedance is shown in Fig. 4.9
The voltage and current models for a second order modulator are reported
in Fig. 4.10 and Fig. 4.11, the same approach can be extended to third order
modulators. Equations (4.4) and (4.5) show the correspondences between
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Figure 4.9: Sigma delta circuits for current mode recordings with electrode
impedance modeling
 
Figure 4.10: Second order sigma delta circuits for voltage mode recordings
 
Figure 4.11: Second order sigma delta circuits for current mode recordings with
electrode impedance modeling
the two models.
Ich =
V1
R1
Iref1 =
Vref
R1
Iref2 =
Vref
R2
(4.4)
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C1 =
1
k1fsR1
C2 =
1
k2fsR2
(4.5)
4.3.2 Circuit sizing
According to what has been explained in Section 4.2, the second order and
third order delta sigma current modulators have been scaled in order to be
adapted to the 1A   1nA and 1nA   1pA ranges. We chose to scale the
coeﬃcients modifying only the values of integrator capacitances and feedback
current generator. In fact, in view of physical implementation, this solution
will allow an easier design based on ranks of capacitance and ranks of output
current mirror MOS. These components will be connected in parallel or dis-
connected by means of a switch network controlled by the external according
to the desiderate range.
 
Figure 4.12: Scaled second order sigma delta circuits
In Fig. 4.12 and Fig. 4.13, the sigma delta modulator circuits with scaled
components values for the second and third order loop are reported. In Table
4.5 and Table 4.6, the sizes chosen for the relative circuits components are
presented. As explained, the resistance values have been kept constant while
the scaling have been done using capacitors and currents.
4.4 Experimental results
Experimental results are aimed to conﬁrm the good agreement between the
diﬀerent developed models. We have then set up simulations in order to
verify the correspondence between the voltage and the current sigma delta
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Figure 4.13: Scaled third order sigma delta circuits for current mode recordings
with electrode impedance modeling
2nd order 2nd order scaled
R1 500k
 500k

C1 2:6pF 82fF
Iref1 2A 2nA
R2 88:4k
 88:4

C2 26pF 820fF
Iref2 11:3A 350nA
Table 4.5: Second order modulator sizing
3rd order 3rd order scaled
R1 500k
 500k

C1 10:3pF 325fF
Iref1 2A 2nA
R2 246k
 246

C2 10:3pF 1:8pF
Iref2 4:06A 713nA
R3 320k
 320k

C3 10:3pF 1:8pF
Iref 6:25A 274nA
Table 4.6: Third order modulator sizing
modulator and to conﬁrm that adding the electrode impedance the achieved
results are still valid. Power spectral density for the three cases are reported
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in Fig. 4.14, Fig. 4.15 and Fig. 4.16. As it can be inferred from the PSD
plot, the agreement among the three diﬀerent models is excellent, as their
signal to noise ratio is 71:8dB for the voltage base model and 71:1dB for
both current models (with and without the electrode impedance).
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Figure 4.14: PSD for a second order voltage mode sigma delta modulator
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Figure 4.15: PSD for a second order current mode sigma delta modulator
The perfect matching between the voltage and current modulator as well
as the agreement with the results predicted by the ideal simulink model
has also been veriﬁed for diﬀerent values of the input current, and for both
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Figure 4.16: PSD for a second order current mode sigma delta modulator with
electrode impedance modeling
the operative ranges. As shown in Fig. 4.17 and Fig. 4.18, respectively
for second and third order loop modulators, the points calculated using the
verilogA models ﬁt very well with the continuous curve representing the
simulink results. The red curve with the cyan markers represents results
for the 1A  1nA range while the blue curve with black markers is related
to the 1nA   1pA range. It is clear how, both for second and third order
loop, the two range curves are simply shifted in terms of current amplitudes
without any distortion. Clearly this is due to noise eﬀects neglecting; a deep
noise analysis is then required in order to evaluate how noise eﬀects can
cause the degradation of these curves. The most critical point regards the
generation of high precision currents in the nA range, a very high output
impedance current mirror is in fact necessary for low current generation.
Future developments of this project concern then an accurate noise analysis
before to proceed with transistor level implementation.
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Figure 4.17: Second order modulator: SNR vs input amplitude
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Figure 4.18: Third order modulator: SNR vs input amplitude
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Conclusions
The work presented in this thesis is the result of three years of research dur-
ing which several advancements, in the long way aimed to realize a fully
implantable device for neural recording and PNS stimulation, have been
achieved. Three main topics have been dealt with: ﬁrst a discrete electronic
interface for neural recording and stimulation has been implemented, then
the possibility to extract the ion channel currents that generate the neural
spikes have been investigated and ﬁnally an IC circuit for neural recording
has been developed.
The bidirectional interface realized with discrete electronics and hosted
in a PCB has been designed, implemented and successfully tested with in-
vivo experiments performed in clinical trials with rats. The interface is made
up of a recording and a stimulation unit, connected to the PC thanks to a
digital control system. The device can be easily conﬁgured by the user with
a custom developed GUI. The main tasks of the recording module are to
amplify, ﬁlter and digitalize the neural signal coming from one of the eigth-
channel tfLIFE electrode. The acquired signal can be visualized in real-time
during the acquisition and stored in a data ﬁle for oﬄine processing. The
stimulation unit permits to deliver current train pulses programmable in
terms of duration, width and amplitude. The generated patterns are injected
into the electrode and sent to the PNS. Results obtained during in-vivo tests
have shown the system capability to record signals in the order of magnitude
of ten V exhibiting a IRN = 0:83Vrms with a power consumption lower
than 1W . The possibility to evoke muscles contractions in response to neural
stimulations has also been successfully veriﬁed.
Since neural spikes are generated by means of ion channel currents, an
investigation on electronic devices able to record such currents has also been
carried out. A redout circuit based on patch-clamp technique for ion chan-
nel current recording has been designed at a system level. A current mode
sigma-delta converter has been used to set the voltage on the cell membrane
and to detect the ion current ﬂowing through the channels. Due to the wide
range of the ion channel currents, a 120dB dynamic range converter is re-
128 Conclusions
quired. The proposed solution splits the range in two parts and solve the
problem using a single delta sigma converter, with a 60dB dynamic range,
whose capacitances and feedback current values can be reconﬁgured depend-
ing on the working range. Simulation results show an excellent agreement
between the ideal model and a behavioral design, that also takes into account
non-ideal eﬀects, and conﬁrm the possibility to use a single reconﬁgurable
modulator for both ranges. As next step a careful noise analysis must be
done in order to verify the possibility to realize physically this device, prior
to proceed with a transistor level implementation.
The last project developed in this thesis has been the design of a neural
recording chip in a 0:35m technology from austriamicrosystems. The COTS
system results have been used as a guideline to deﬁne the speciﬁcations of the
neural recording chip. The architecture used for the IC design is based on a
delta sigma converter and the approach proposed is to keep the analog part
of the system as simple as possible, moving the complexity on the digital side.
The analog IC module is composed by a ﬁrst order analog preampliﬁer/pre-
ﬁltering block and by a third order single loop sigma delta modulator. The
bandpass high selective ﬁlter is provided by the digital part of the system
implemented in a Xilinx Virtex 5 LX330 FPGA. The simulation results con-
ﬁrmed the capability of the system to amplify, ﬁlter and correctly digitalize,
with a 10 bit resolution, pre-recorded neural signals in the order of magni-
tude of tens of microvolts. The device exhibits an IRN = 1:64Vrms with
a 3:2mW power consumption (referred to single channel), the total power
can be reduced to 2:5mW using the device in the lower gain conﬁguration.
The chip area occupancy is 0:8mm2 for each recording channel. Future de-
velopments are aimed, ﬁrst, to the physical realization of the device and to
perform electrical tests to conﬁrm the simulation results by means of real
measurements. The stimulation integrated unit must also be designed and
realized. Then, in-vivo tests in clinical trials both with animals and human
subjects are scheduled within a new project called Nemesis, in which the
University of Cagliari is involved, funded by the Italian Ministry of Health
and carried on in collaboration with Scuola Superiore Sant’Anna, Pisa and
Università Campus biomedico, Rome.
The research leading to this thesis has received funding from MIUR
(Italian Ministry of Education, University and Research) through projects
Safehand (PRIN 2006) and Openhand (PRIN 2008) and from the European
Community’s Seventh Framework Programme (FP7/2007-2013) under grant
agreement No. 248424, MADNESS Project and under grant agreement No.
231500, ROBOSKIN Project.
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